 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 848 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 848 Page - Renesas Technology Corp |
|
|
848 / 1348 page  Section 19 Controller Area Network (RCAN-ET) [R5S72611] [R5S72613] Rev. 2.00 Sep. 07, 2007 Page 816 of 1312 REJ09B0320-0200 Table 19.3 Roles of Mailboxes Tx Rx MB15 to MB1 OK OK MB0 OK 15 14 13 12 11 10 9876543210 0 RTR IDE 0 0 NMC 0 0 0 0 0 0 DLC[3:0] EXTID[15:0] STDID[10:0] EXTID[17:16] MBC[2:0] MSG_DATA_1 MSG_DATA_3 MSG_DATA_5 MSG_DATA_7 MSG_DATA_0 (first Rx/Tx Byte) MSG_DATA_2 MSG_DATA_4 MSG_DATA_6 EXTID_ LAFM[17:16] IDE_ LAFM 0 0 0 RTR IDE IDE_ LAFM 0 0 Address Data Bus Access Size Field Name H'100 H'102 H'104 H'106 H'108 H'10A H'10C H'10E H'110 STDID_LAFM[10:0] Word/LW Word Word/LW Word Byte/Word/LW Byte/Word Byte/Word/LW Byte/Word Byte/Word Control 0 LAFM Data Control 1 MB0 (reception MB) 15 14 13 12 11 10 9876543210 0 0 NMC ATX DART 0 0 0 0 DLC[3:0] EXTID[15:0] STDID[10:0] EXTID[17:16] MBC[2:0] MSG_DATA_1 MSG_DATA_3 MSG_DATA_5 MSG_DATA_7 MSG_DATA_0 (first Rx/Tx Byte) MSG_DATA_2 MSG_DATA_4 MSG_DATA_6 Address Data Bus Access Size Field Name H'100 + n × 32 H'102 + n × 32 H'104 + n × 32 H'106 + n × 32 H'108 + n × 32 H'10A + n × 32 H'10C + n × 32 H'10E + n × 32 H'110 + n × 32 Regiter Name MB[0].CONTROL0H MB[0].CONTROL0L MB[0].LAFMH MB[0].LAFML MB[0].MSG_DATA[0][1] MB[0].MSG_DATA[2][3] MB[0].MSG_DATA[4][5] MB[0].MSG_DATA[6][7] MB[0].CONTROL1H, L Register Name MB[n].CONTROL0H MB[n].CONTROL0L MB[n].LAFMH MB[n].LAFML MB[n].MSG_DATA[0][1] MB[n].MSG_DATA[2][3] MB[n].MSG_DATA[4][5] MB[n].MSG_DATA[6][7] MB[n].CONTROL1H, L Word/LW Word Word/LW Word Byte/Word/LW Byte/Word Byte/Word/LW Byte/Word Byte/Word Control 0 LAFM Data Control 1 MB1 to 15 (MB for transmission/reception) Notes: 1. All bits shadowed in grey are reserved and the write value should be 0. The value returned by a read may not always be 0 and should not be relied upon. 2. MBC1 bit in mailbox is fixed to 1. 3. ATX and DART are not supported by mailbox-0, and the MBC setting of mailbox-0 is limited. 4. When the MCR15 bit is 1, the order of STDID, RTR, IDE and EXTID of both message control and LAFM differs from HCAN2. 5. n = 0 to 15 (mailbox number) EXTID_LAFM[15:0] EXTID_ LAFM[17:16] STDID_LAFM[10:0] EXTID_LAFM[15:0] Byte: 8-bit access, Word: 16-bit access, LW (LongWord): 32-bit access Figure 19.3 Mailbox-n Structure |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
