SH7672 datasheet(237/1292 Pages) RENESAS

237 / 1292 page

Section 7

Bus State Controller (BSC)

Rev. 1.00 Nov. 14, 2007 Page 211 of 1262

REJ09B0437-0100

7.4.7

Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR is set to 1

and RTCNT is cleared to 0.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matching signal.

This request is maintained until the refresh operation is performed. If the request is not processed

when the next matching occurs, the previous request is ignored.

When the CMIE bit in RTCSR is set to 1, an interrupt request is issued by this matching signal.

The request continues to be output until the CMF bit in RTCSR is cleared. Clearing the CMF bit

only affects the interrupt request and does not clear the refresh request. Therefore, a combination

of refresh request and interval timer interrupt can be specified so that the number of refresh

requests are counted by using timer interrupts while refresh is performed periodically.

When RTCOR is written, the upper 16 bits of the write data must be H'A55A to cancel write

protection.

0000000000000000

RRRRRRRRRRRRRRRR

0000000000000000

R/W

Bit:

Initial value:

R/W:

Bit:

Initial value:

R/W:





Bit

Bit Name

Initial

Value

R/W

Description

31 to 8



All 0

Reserved

These bits are always read as 0.

7 to 0

All 0

R/W

8-Bit Counter

SH7672 Datasheet(PDF) 237 Page - Renesas Technology Corp

SH7672 Datasheet(HTML) 237 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL