Electronic Components Datasheet Search
  English  ▼

X  

ADS1282IPW Datasheet(PDF) 43 Page - Texas Instruments

Click here to check the latest version.
Part # ADS1282IPW
Description  High-Resolution Analog-to-Digital Converter
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS1282IPW Datasheet(HTML) 43 Page - Texas Instruments

Back Button ADS1282IPW Datasheet HTML 39Page - Texas Instruments ADS1282IPW Datasheet HTML 40Page - Texas Instruments ADS1282IPW Datasheet HTML 41Page - Texas Instruments ADS1282IPW Datasheet HTML 42Page - Texas Instruments ADS1282IPW Datasheet HTML 43Page - Texas Instruments ADS1282IPW Datasheet HTML 44Page - Texas Instruments ADS1282IPW Datasheet HTML 45Page - Texas Instruments ADS1282IPW Datasheet HTML 46Page - Texas Instruments ADS1282IPW Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 52 page
background image
RESET
CLKInput
RESET
DOUT
DIN
SCLK
SYNC
MFLAG
DGND
CLK
24
4
5
4,12,23
2
10
11
1
SYNC
MFLAG1
DRDY
MFLAG2
DVDD
47W
47W
47W
47W
47W
47W
47W
1 F
m
+3.3V
(1)
ADS1282
RESET
DOUT
DIN
SCLK
SYNC
MFLAG
DGND
CLK
24
4
5
6,12,25
2
10
11
1
DVDD
47W
DRDY
3
47W
47W
1 F
m
+3.3V
(1)
ADS1282
4.096MHzClock
FPGA
26
28
BYPAS
1 F
m
28
BYPAS
1 F
m
DOUT1
DIN1
SCLK1
47W
DOUT2
DIN2
SCLK2
26
ADS1282
www.ti.com ........................................................................................................................................ SBAS418E – SEPTEMBER 2007 – REVISED OCTOBER 2008
Figure 71 shows the digital connection to a field
For best performance, the FPGA and the ADS1282s
programmable gate array (FPGA) device. In this
should operate from the same clock. Avoid ringing on
example, two ADS1282s are shown connected. The
the digital inputs. 47
Ω resistors in series with the
DRDY output from each ADS1282 can be used;
digital traces can help to reduce ringing by controlling
however, when the devices are synchronized, the
impedances. Place the resistors at the source (driver)
DRDY output from only one device is sufficient. A
end of the trace. Unused digital inputs should not
shared SCLK line between the devices is optional.
float; tie them to DVDD or GND. This includes the
modulator data pins, M0, M1, and MCLK.
The modulator over-range flag (MFLAG) from each
device ties to the FPGA. For synchronization, one
SYNC control line connects all ADS1282 devices.
The RESET line also connects to all ADS1282
devices.
NOTE: Dashed line is optional.
(1) For DVDD < 2.25V, see the DVDD Power Supply section.
Figure 71. Microcontroller Interface with Dual ADS1282s
Copyright © 2007–2008, Texas Instruments Incorporated
Submit Documentation Feedback
43
Product Folder Link(s): ADS1282



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com