| Electronic Components Datasheet Search |
|
38K2 Datasheet(PDF) 104 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38K2 Datasheet(HTML) 104 Page - Renesas Technology Corp |
|
104 / 358 page ![]() FUNCTIONAL DESCRIPTION Rev.2.00 Oct 15, 2006 page 85 of 130 38K2 Group REJ09B0338-0200 HARDWARE (4) Memory Channel Receiving Operation (2)- Burst Mode Memory channel receiving operation (2) is shown bellow. Fig. 125 Memory channel receiving operation (2) Dack = “0” Dack = “0” Dack = “0” #0 #1 #2 Mch_req #0 #1 #2 012 3 5 req req req 010016 010116 010216 010316 ack ack ack DMA acknowledge ExDACK mWR detection mWR detection DMA request ExDREQ ➀ ➀ ➁ ➁ ➁’ ➁’ ➂➃ ➄ ➂➃ ➄ Address ExA0 Chip select ExCS Read ExRD Write ExWR Data DQ0 to DQ7 Internal clock φ Operation enabled Main sequencer Internal memory access Acknowledgment of internal memory access Memory address Counter end Burst end Memory channel operation end interrupt A0 = “x” CS = “1” A0 = “x” CS = “1” A0 = “x” CS = “1” <Initial setting> External I/O configuration register Set as necessary. Memory channel operation mode register MC_DIR[1:0] (Memory channel direction control) = 012 (Receive mode) Burst (burst) = “1” (Burst mode) Memory address counter (Example) 010016 End address register (Example) 010216 <Operation start command> EXB interrupt source enable register MC_ENB (Memory channel operation enable) = “1” (Operation start) ➀ In the memory channel receive mode when the command for enabling operation is written, assertion of the memory channel request which synchronized with a rise of φ is made. ➁ When a rise of ExWR is detected, an internal memory access sequence which synchronized with a rise of φ is activated and a data is written in the internal memory within two clocks at a minimum. ➂ The memory address counter is increased simultaneously at the former data write completion. ➃ When the memory address counter reaches the end address, the detection circuit of external write signal (ExWR) operation is enabled and negation of the memory channel request which synchronized with the following φ is made. ➄ When the write operation to the end address has been completed, the memory address counter is increased and the memory channel operation end interrupt is generated. Receive buffer RXBUF |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |