38K2 datasheet(184/358 Pages) RENESAS

184 / 358 page

2.3 Timer

Rev.2.00

Oct 15, 2006

page 35 of 112

38K2 Group

REJ09B0338-0200

APPLICATION

Fig. 2.3.19 Control procedure

RESET

IREQ1(address 3C16), bit5 ?

RTI

← TX (address 2516)

214 < (A) < 228

Fpulse

← 0

q x: This bit is not used here. Set it to “0” or “1” arbitrary.

•All interrupts disabled

•Timer X operating mode : Event counter mode

(Count a falling edge of pulses input from CNTR0 pin.)

•Division ratio set so that Timer 1 interrupt will occur at

2 ms intervals.

•Timer X count start

•Interrupts enabled

Note 1: When using Index X mode flag (T)

Note 2: When using Decimal mode flag (D)

•Push registers used in interrupt process routine

•Pop registers pushed to stack

•Counter value initialized

•Timer X interrupt request bit cleared

Initialization

•Timer 1 interrupt enabled

Timer 1 interrupt process routine

CLT (Note 1)

CLD (Note 2)

Push registers to stack

•Processing as out of range when the count value is 256 or more

•Count value read

•Count value into Accumulator (A) stored

In range

Out of range

•Read value with reference value

compared

•Comparison result to flag Fpulse

stored

Process judgment result

Pop registers

SEI

(address 2316)

← XXXX11102

PRE12

(address 2016)

← 3 – 1

(address 2116)

← 250 – 1

PREX

(address 2416)

← 1 – 1

(address 2516)

← 256 – 1

ICON1

(address 3E16), bit6

← 1

(address 2316), bit3

← 0

CLI

Fpulse

← 1

(address 2516)

← 256 – 1

IREQ1

(address 3C16), bit5

← 0

(A)

38K2 Datasheet(PDF) 184 Page - Renesas Technology Corp

38K2 Datasheet(HTML) 184 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL