| Electronic Components Datasheet Search |
|
38K2 Datasheet(PDF) 255 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38K2 Datasheet(HTML) 255 Page - Renesas Technology Corp |
|
255 / 358 page ![]() 2.14 Flash memory Rev.2.00 Oct 15, 2006 page 106 of 112 38K2 Group REJ09B0338-0200 APPLICATION 2.14.6 CPU rewrite mode In the CPU rewrite mode, issuing software commands through the Central Processing Unit (CPU) can rewrite the built-in flash memory. Accordingly, the contents of the built-in flash memory can be rewritten with the microcomputer itself mounted on board, without using the programmer. Store the rewrite control program to the built-in flash memory in advance. The built-in flash memory cannot be read in the CPU rewrite mode. Accordingly, after transferring the rewrite control program to the internal RAM, execute it on the RAM. The following commands can be used in the CPU rewrite mode: read array, read status register, clear status register, program, erase all block, and block erase. For details concerning each command, refer to “CHAPTER 1 Flash memory mode (CPU rewrite mode)”. (1) CPU rewrite mode beginning/release procedures Operation procedure in the CPU rewrite mode for the built-in flash memory is described below. As for the control example, refer to “2.14.7 (2) Control example in the CPU rewrite mode.” [Beginning procedure] ➀ Apply 4.50 to 5.25 V to the CNVSS/VPP pin (at selecting boot ROM area). ➁ Release reset. ➂ Set bits 6 and 7 (main clock division ratio selection bits) of the CPU mode register. ➃ After CPU rewrite mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program). ➄ Apply 4.50 to 5.25 to the CNVSS/VPP pin (in single-chip mode). ➅ Set “1” to the CPU rewrite mode select bit (bit 1 of address 0FFE16). ➆ Read the CPU rewrite mode entry flag (bit 2 of address 0FFE16) to confirm that the CPU rewrite mode is set to “1”. ➇ Flash memory operations are executed by using software commands. Note: The following procedures are also necessary. • Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory. • Initial setting for ports, etc. • Writing to the watchdog timer [Release procedure] ➀ Execute the read command or set the flash memory reset bit (bit 3 of address 0FFE16). ➁ Set the CPU rewrite mode select bit (bit 0 of address 0FFE16) to “0”. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |