| Electronic Components Datasheet Search |
|
38K2 Datasheet(PDF) 302 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38K2 Datasheet(HTML) 302 Page - Renesas Technology Corp |
|
302 / 358 page ![]() 3.4 List of registers Rev.2.00 Oct 15, 2006 page 41 of 99 38K2 Group REJ09B0338-0200 APPENDIX Fig. 3.4.6 Structure of USB HUB address register b7 b0 USB HUB address bit Not used USBADD1 [6:0] b7 0 – 0 – USB HUB address register (USBA1) [address 001316] Bit name Bit symbol At reset Function H/W S/W O O O O –: State remaining In AD1E = “0”, this value changes after writing. In AD1E = “1”, this value changes after completion of SET_ADDRESS control transferring. Write “0” when writing. “0” is read when reading. 0 W R Fig. 3.4.8 Structure of Frame number register High b7 b0 FNUM [10:8] b7:b3 Frame number register High (FNUMH) [address 001516] In- definite – In- definite – Bit name Bit symbol At reset Function H/W S/W O O Frame number high bit Not used The frame number is updated at SOF reception. Write “0” when writing. “0” is read when reading. ✕ O –: State remaining 00 0 0 0 W R Fig. 3.4.9 Structure of USB interrupt source enable register b7 b0 EP00E EP01E EP02E EP03E EP10E EP11E SUSE RSME 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 USB interrupt source enable register (USBICON) [address 001616] 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled Bit name Bit symbol At reset Function H/W S/W O O O O O O O O O O O O O O O O USB function/Endpoint 0 interrupt enable bit USB function/Endpoint 1 interrupt enable bit USB function/Endpoint 2 interrupt enable bit USB function/Endpoint 3 interrupt enable bit USB HUB/Endpoint 0 interrupt enable bit USB HUB/Endpoint 1 interrupt enable bit Suspend interrupt enable bit Resume interrupt enable bit W R Fig. 3.4.7 Structure of Frame number register Low b7 b0 Frame number low bit FNUM [7:0] In- definite In- definite Frame number register Low (FNUML) [address 001416] The frame number is updated at SOF reception. Bit name Bit symbol At reset Function H/W S/W O ✕ W R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |