| Electronic Components Datasheet Search |
|
H83065 Datasheet(PDF) 126 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H83065 Datasheet(HTML) 126 Page - Renesas Technology Corp |
|
126 / 963 page ![]() Section 5 Interrupt Controller Rev. 4.00 Jan 26, 2006 page 104 of 938 REJ09B0276-0400 5.2.5 IRQ Sense Control Register (ISCR) ISCR is an 8-bit readable/writable register that selects level sensing or falling-edge sensing of the inputs at pins IRQ 5 to IRQ0. Bit Initial value Read/Write 7 0 R/W These bits select level sensing or falling-edge sensing for IRQ to IRQ interrupts 6 0 R/W 5 IRQ5SC 0 R/W 4 IRQ4SC 0 R/W 3 IRQ3SC 0 R/W 2 IRQ2SC 0 R/W 1 IRQ1SC 0 R/W 0 IRQ0SC 0 R/W 50 IRQ to IRQ sense control 50 Reserved bits ISCR is initialized to H'00 by a reset and in hardware standby mode. Bits 7 and 6—Reserved: These bits can be written and read, but they do not select level or falling-edge sensing. Bits 5 to 0—IRQ 5 to IRQ0 Sense Control (IRQ5SC to IRQ0SC): These bits select whether interrupts IRQ 5 to IRQ0 are requested by level sensing of pins IRQ5 to IRQ0, or by falling-edge sensing. Bits 5 to 0 IRQ5SC to IRQ0SC Description 0 Interrupts are requested when IRQ 5 to IRQ0 inputs are low (Initial value) 1 Interrupts are requested by falling-edge input at IRQ 5 to IRQ0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |