| Electronic Components Datasheet Search |
|
R8C13 Datasheet(PDF) 76 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C13 Datasheet(HTML) 76 Page - Renesas Technology Corp |
|
76 / 224 page ![]() Rev.1.20 Jan 27, 2006 page 65 of 205 REJ09B0111-0120 R8C/13 Group Key input interrupt request Pull-up transistor Pull-up transistor Pull-up transistor KI3 KI2 PU02 bit in PUR0 register PD1_3 bit in PD1 register KI1 KI0 PD1_3 bit KI3EN bit PD1_2 bit KI2EN bit PD1_1 bit KI1EN bit PD1_0 bit KI0EN bit KI3PL=1 KI3PL=0 KI2PL=1 KI2PL=0 KI1PL=1 KI1PL=0 KI0PL=1 KI0PL=0 KUPIC register Interrupt control circuit Pull-up transistor KI0EN, KI1EN, KI2EN, KI3EN, KI0PL, KI1PL, KI2PL, KI3PL: Bits in KIEN register PD1_0, PD1_1, PD1_2, PD1_3: Bits in PD1 register Figure 10.15 Key Input Interrupt 10.3 Key Input Interrupt _____ _____ A key input interrupt is generated on an input edge of any of the K10 to K13 pins. Key input interrupts can _____ be used as a key-on wakeup function to exit wait or stop mode. KIi input can be enabled or disabled selecting with the KIiEN (i=0 to 3) bit in the KIEN register. The edge polarity can be rising edge or falling _____ edge selecting with the KIiPL bit in the KIEN register. Note, however, that while input on any KIi pin which has had the KIiPL bit set to “0” (falling edge) is pulled low, inputs on all other pins of the port are not _____ detected as interrupts. Similarly, while input on any KIi pin which has had the KIiPL bit set to “1” (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts. Figure 10.15 shows a block diagram of the key input interrupt. Figure 10.16 KIEN Register Key input enable register Bit name Function Bit symbol RW SymbolAddressAfter reset KIEN 009816 0016 KI0EN b7b6b5b4b3b2b1b0 KI0 input enable bit 0 : Disabled 1 : Enabled 0 : Falling edge 1 : Rising edges 0 : Disabled 1 : Enabled 0 : Falling edge 1 : Rising edges 0 : Disabled 1 : Enabled KI0 input polarity select bit KI1 input enable bit KI1 input polarity select bit KI2 input enable bit KI2 input polarity select bit0 : Falling edge 1 : Rising edges KI0PL KI1EN KI1PL KI2EN KI2PL KI3 input enable bit0 : Disabled 1 : Enabled KI3EN KI3 input polarity select bit0 : Falling edge 1 : Rising edges KI3PL RW RW RW RW RW RW RW RW NOTES: 1. The IR bit in the KUPIC register may be set to “1” (interrupt requested) when the KIEN register is rewritten. Refer to the paragraph 19.2.5 “Changing Interrupt Factor” in the Usage Notes Reference Book. 10.3 Key Input Interrupt |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |