Electronic Components Datasheet Search
  English  ▼

X  

R8C13 Datasheet(PDF) 80 Page - Renesas Technology Corp

Part # R8C13
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY/R8C/Tiny SERIES
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C13 Datasheet(HTML) 80 Page - Renesas Technology Corp

Back Button R8C13 Datasheet HTML 76Page - Renesas Technology Corp R8C13 Datasheet HTML 77Page - Renesas Technology Corp R8C13 Datasheet HTML 78Page - Renesas Technology Corp R8C13 Datasheet HTML 79Page - Renesas Technology Corp R8C13 Datasheet HTML 80Page - Renesas Technology Corp R8C13 Datasheet HTML 81Page - Renesas Technology Corp R8C13 Datasheet HTML 82Page - Renesas Technology Corp R8C13 Datasheet HTML 83Page - Renesas Technology Corp R8C13 Datasheet HTML 84Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 224 page
background image
Rev.1.20
Jan 27, 2006
page 69 of 205
REJ09B0111-0120
R8C/13 Group
11. Watchdog Timer
Watchdog timer start register
Symbol
Address
After reset
WDTS
000E16
Indeterminate
WO
b7
b0
Function
The watchdog timer starts counting after a write instruction to this register.
RW
Watchdog timer reset register
Symbol
Address
After reset
WDTR
000D16
Indeterminate
WO
b7
b0
Function
RW
The watchdog is initialized after a write instruction to this register.
The watchdog timer value is always initialized to “7FFF16” regardless of
whatever value is written.
Figure 11.2 OFS, WDC, WDTR and WDTS Registers
Watchdog timer control register
Symbol
Address
After reset
WDC
000F16
000111112
Function
Bit symbol
RW
b7
b6
b5
b4
b3
b2
b1
b0
High-order bit of watchdog timer
WDC7
Bit name
Prescaler select bit
0 : Divided by 16
1 : Divided by 128
Reserved bit
Must set to “0”
0
RO
RW
RW
RW
(b4-b0)
(b6)
0
(b5)
Reserved bit
Must set to “0”
Option function select register(1)
SymbolAddress
Before shipment
OFS
0FFFF16
FF16
Function
Bit symbol
RW
b7b6b5b4b3b2b1b0
Watchdog timer
start select bit
Bit name
1
RW
WDTON
(b7 - b1)
Reserved bit
Set to “1”
1
1 1 11 1
RW
0: The watchdog timer starts automatically after reset
1: The watchdog timer is inactive after reset
NOTES:
1. The OFS register can not be changed in a program. Set using a flash writer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com