| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 703 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 703 Page - Renesas Technology Corp |
|
703 / 904 page ![]() Section 18 Ethernet Controller (EtherC) Rev.1.50 Aug. 30, 2006 Page 663 of 860 REJ09B0288-0150 MII Register Access Procedure: The program accesses MII registers via the PHY interface register (PIR). Access is implemented by a combination of 1-bit-unit data write, 1-bit-unit data read, bus release, and independent bus release. Figure 18.6 shows the MII register access timing. The timing will differ depending on the PHY-LSI type. MDC (1) (1) (2) (3) MDO (2) (3) Write to PHY interface register 1-bit data write timing relationship MMD = 1 MDO = write data MDC = 0 MMD = 1 MDO = write data MDC = 1 Write to PHY interface register MMD = 1 MDO = write data MDC = 0 Write to PHY interface register Figure 18.6 (1) 1-Bit Data Write Flowchart |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |