Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 702 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 702 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 698Page - Renesas Technology Corp SH7713 Datasheet HTML 699Page - Renesas Technology Corp SH7713 Datasheet HTML 700Page - Renesas Technology Corp SH7713 Datasheet HTML 701Page - Renesas Technology Corp SH7713 Datasheet HTML 702Page - Renesas Technology Corp SH7713 Datasheet HTML 703Page - Renesas Technology Corp SH7713 Datasheet HTML 704Page - Renesas Technology Corp SH7713 Datasheet HTML 705Page - Renesas Technology Corp SH7713 Datasheet HTML 706Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 702 / 904 page
background image
Section 18 Ethernet Controller (EtherC)
Rev.1.50 Aug. 30, 2006 Page 662 of 860
REJ09B0288-0150
18.4.4
Accessing MII Registers
MII registers in the PHY-LSI are accessed via this LSI’s PHY interface register (PIR). Connection
is made as a serial interface in accordance with the MII frame format specified in IEEE802.3u.
MII Management Frame Format: The format of an MII management frame is shown in figure
18.5. To access an MII register, a management frame is implemented by the program in
accordance with the procedures shown in MII Register Access Procedure.
Access Type
MII Management Frame
Item
Number of bits
Read
Write
PRE
32
1..1
1..1
ST
2
01
01
OP
2
10
01
PHYAD
5
00001
00001
REGAD
5
RRRRR
RRRRR
TA
2
Z0
10
DATA
16
D..D
D..D
IDLE
X
PRE:
ST:
OP:
PHYAD:
REGAD:
TA:
DATA:
IDLE:
[Legend]
32 consecutive 1s
Write of 01 indicating start of frame
Write of code indicating access type
Write of 0001 if the PHY-LSI address is 1 (sequential write starting with the MSB).
This bit changes depending on the PHY-LSI address.
Write of 0001 if the register address is 1 (sequential write starting with the MSB).
This bit changes depending on the PHY-LSI register address.
Time for switching data transmission source on MII interface
(a) Write: 10 written
(b) Read: Bus release (notation: Z0) performed
16-bit data. Sequential write or read from MSB
(a) Write: 16-bit data write
(b) Read: 16-bit data read
Wait time until next MII management format input
(a) Write: Independent bus release (notation: X) performed
(b) Read: Bus already released in TA; control unnecessary
Figure 18.5 MII Management Frame Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com