| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 213 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 213 Page - Renesas Technology Corp |
|
213 / 904 page ![]() Section 4 Exception Handling Rev.1.50 Aug. 30, 2006 Page 173 of 860 REJ09B0288-0150 Table 4.2 Instruction Positions and Restriction Types Instruction Position SPC* 1 Illegal Instruction* 2 Interrupt, Break* 3 CPU Address Error* 4 [A] [B] Retained [C1] Added Retained Instruction/data [C2] Illegal Added Retained Instruction/data Notes: 1. A specific address is specified in the SPC if an exception occurs while SR.RC[11:0] ≥2. 2. There are a greater number of instructions that can be illegal instructions while SR.RC[11:0] ≥1. 3. An interrupt, break or DMA address error request is retained while SR.RC[11:0] ≥1. 4. A specific exception code is specified while SR.RC[11:0] ≥1. • Example 1: Repeat loop consisting of four or greater instructions LDRS RptStart ; [A] LDRS RptDtct + 4 ; [A] SETRC #4 ; [A] instr0 ; [A] RptStart: instr1 ; [A][Repeat start instruction] ……… ; [A] ……… ; [A] RptDtct: RptDtct ; [B] A repeat detection instruction is an instruction three instructions before a repeat end instruction RptDtct1 ; [C1] RptDtct2 ; [C2] RptEnd: RptDtct3 ; [C2][Repeat end instruction] InstrNext ; [A] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |