SH7713 datasheet(217/904 Pages) RENESAS

217 / 904 page

Section 4 Exception Handling

Rev.1.50 Aug. 30, 2006 Page 177 of 860

REJ09B0288-0150

Note:

In a repeat loop consisting of one to three instructions, some restrictions apply to repeat

detection instructions and all the remaining instructions. In a repeat loop consisting of four

or more instructions, restrictions apply to only the three instructions that include a repeat

end instruction.

Exception Retained in Repeat Control Period: In the repeat control period, an interrupt or some

exception will be retained to prevent an exception acceptance at an instruction where returning

from the exception cannot be performed correctly. For details, refer to repeat loop program

examples 1 to 4. In the examples, exceptions generated at instructions indicated as [B], [C], [C1],

or [C2], the following processing is executed.

• Interrupt, DMA address error

An exception request is not accepted and retained at instructions [B] and [C]. If an instruction

indicates as [A] is executed at the next time, an exception request is accepted.* As shown in

program examples 1 to 4, any interrupt or DMA address error cannot be accepted in a repeat

loop consisting of four instructions or less.

Note: * An interrupt request or a DMA address error exception request is retained in the

interrupt controller (INTC) and the direct memory access controller (DMAC) until the

CPU can accept a request.

• User break before instruction execution

A user break before instruction execution is accepted at instruction [B], and an address of

instruction [B] is saved in the SPC. This exception cannot be accepted at instruction [C] but

the exception request is retained until an instruction [A] or [B] is executed at the next time.

Then, the exception request is accepted before an instruction [A] or [B] is executed. In this

case, an address of instruction [A] or [B] is saved in the SPC.

• User break after instruction execution

A user break after instruction execution cannot be accepted at instructions [B] and [C] but the

exception request is retained until an instruction [A] or [B] is executed at the next time. Then,

the exception request is accepted before an instruction [A] or [B] is executed. In this case, an

address of instruction [A] or [B] is saved in the SPC.

Table 4.4

Exception Acceptance in Repeat Loop

Exception Type

Instruction [B]

Instruction [C]

Interrupt

Not accepted

DMA address error

Not accepted

User break before instruction execution

Accepted

Not accepted

User break after instruction execution

Not accepted

SH7713 Datasheet(PDF) 217 Page - Renesas Technology Corp

SH7713 Datasheet(HTML) 217 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL