| Electronic Components Datasheet Search |
|
SH7721 Datasheet(PDF) 570 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7721 Datasheet(HTML) 570 Page - Renesas Technology Corp |
|
570 / 1524 page ![]() Section 14 Timer Unit (TMU) Rev. 3.00 Jan. 18, 2008 Page 508 of 1458 REJ09B0033-0300 14.4 Interrupts There is one source of TMU interrupts: underflow interrupts (TUNI). 14.4.1 Status Flag Set Timing The UNF bit is set to 1 when TCNT underflows. Figure 14.6 shows the timing. P φ TCNT Underflow signal UNF TUNI (TCOR value) H'00000000 Figure 14.6 UNF Set Timing 14.4.2 Status Flag Clear Timing The status flag can be cleared by writing 0 from the CPU. Figure 14.7 shows the timing. P φ Peripheral address bus UNF, ICPF TCR address T1 T2 TCR write cycle T3 Figure 14.7 Status Flag Clear Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |