Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 567 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 567 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 563Page - Renesas Technology Corp SH7721 Datasheet HTML 564Page - Renesas Technology Corp SH7721 Datasheet HTML 565Page - Renesas Technology Corp SH7721 Datasheet HTML 566Page - Renesas Technology Corp SH7721 Datasheet HTML 567Page - Renesas Technology Corp SH7721 Datasheet HTML 568Page - Renesas Technology Corp SH7721 Datasheet HTML 569Page - Renesas Technology Corp SH7721 Datasheet HTML 570Page - Renesas Technology Corp SH7721 Datasheet HTML 571Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 567 / 1524 page
background image
Section 14 Timer Unit (TMU)
Rev. 3.00 Jan. 18, 2008 Page 505 of 1458
REJ09B0033-0300
14.3
Operation
Each of the three channels has a 32-bit timer counter (TCNT) and a 32-bit timer constant register
(TCOR). TCNT counts down. The auto-reload function enables synchronized counting.
14.3.1
Counter Operation
When the STR0 to STR2 bits in the timer start register (TSTR) are set to 1, the corresponding
timer counter (TCNT) starts counting. When TCNT underflows, the UNF flag in the
corresponding timer control register (TCR) is set. At this time, if the UNIE bit in TCR is 1, an
interrupt request is sent to the CPU. Also at this time, the value is copied from TCOR to TCNT
and the down-count operation is continued.
(1)
Count Operation Setting Procedure
An example of the procedure for setting the count operation is shown in figure 14.2.
Select operation
Select counter
clock
Set interrupt generation
Set timer constant
register
Initialize timer
counter
Start counting
(1)
(2)
(3)
(4)
(5)
Note:
When an interrupt has been generated, clear the flag in the interrupt handler that caused it.
If interrupts are enabled without clearing the flag, another interrupt will be generated.
(1) Select the counter clock with the
bits TPSC2 to TPSC0 in the
timer control register (TCR).
(2) Use the UNIE bit in TCR to set
whether to generate an interrupt
when TCNT underflows.
(3) Set a value in the timer constant
register (TCOR) (the cycle is the
set value plus 1).
(4) Set the initial value in the timer
counter (TCNT).
(5) Set the STR bit in the timer start
register (TSTR) to 1 to start
counting.
Figure 14.2 Setting Count Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com