Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 832 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 832 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 828Page - Renesas Technology Corp SH7721 Datasheet HTML 829Page - Renesas Technology Corp SH7721 Datasheet HTML 830Page - Renesas Technology Corp SH7721 Datasheet HTML 831Page - Renesas Technology Corp SH7721 Datasheet HTML 832Page - Renesas Technology Corp SH7721 Datasheet HTML 833Page - Renesas Technology Corp SH7721 Datasheet HTML 834Page - Renesas Technology Corp SH7721 Datasheet HTML 835Page - Renesas Technology Corp SH7721 Datasheet HTML 836Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 832 / 1524 page
background image
Section 24
USB Host Controller (USBH)
Rev. 3.00 Jan. 18, 2008 Page 770 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial
Value
R/W
Description
5
BLE
0
R/W
Bulk List Enable
This bit is set to enable the processing of the bulk list in
the next frame. When this bit is cleared by HCD, the
processing of the bulk list is not carried out after next SOF.
The host controller checks this bit when processing this
list. When disabling, HCD can correct the list. When
USBHBCED indicates ED to be deleted, HCD should
hasten the pointer by updating USBHBCED before re-
enabling the list processing.
0: Bulk list processing is not carried out
1: Bulk list processing is carried out
4
CLE
0
R/W
Control List Enable
This bit is set to enable the processing of the control list in
the next frame. If cleared by HCD, the processing of the
control list is not carried out after next SOF. The host
controller must check this bit whenever the list will be
processed. When disabling, HCD can correct the list.
When USBHCCED indicates ED to be deleted, HCD
should hasten the pointer by updating USBHCCED before
re-enabling the list processing.
0: Control list processing is not carried out
1: Control list processing is carried out
3
IE
0
R/W
Isochronous Enable
This bit is used by HCD to enable/disable the processing
of isochronous ED. While processing the periodic list, HC
will check the status of this bit when it finds an
isochronous ED (F =1). If set (enabled), the host controller
continues to process ED. If cleared (disabled), the host
controller stops the processing of the periodic list
(currently includes only isochronous ED) and starts to
process the bulk/control list. Setting this bit is guaranteed
to be valid in the next frame (not in the current frame).
0: Processes isochronous ED
1: Processes the bulk/control list



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com