SH7721 datasheet(876/1524 Pages) RENESAS

876 / 1524 page

Section 25

USB Function Controller (USBF)

Rev. 3.00 Jan. 18, 2008 Page 814 of 1458

REJ09B0033-0300

Bit

Bit Name

Initial Value

R/W Description

EP5 TS

R/W EP5 (Isochronous-in) Normal Transmission

Flag indicating the FIFO state of EP5.

After the SOF packet is received, the FIFO buffer is

switched automatically. The FIFO buffer which has

transmitted data to the host in the previous frame

(before SOF reception) can be written to by the CPU.

This bit indicates the transmit state in the previous

frame.

[Setting condition]

When a transmission was carried out normally in the

previous frame.

[Clearing conditions]

• When reset

• When 0 is written to by CPU

EP4 TF

R/W EP4 (Isochronous-out) Abnormal Reception

Flag indicating the FIFO state of EP4. Indicates the

state of the FIFO buffer that was readable after the

data reception is completed and the next SOF packet

is received.

[Setting condition]

When the transfer data from the host is abnormally

received (packet error) by EP4.

[Clearing conditions]

• When reset

• When 0 is written to by CPU

EP4 TS

R/W EP4 (Isochronous-out) Normal Reception

Flag indicating the FIFO state of EP4. Indicates the

state of the FIFO buffer that was readable after the

data reception is completed and the next SOF packet

is received.

[Setting condition]

When the transfer data from the host is normally

received by EP4.

[Clearing conditions]

• When reset

• When 0 is written to by CPU

SH7721 Datasheet(PDF) 876 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 876 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL