Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 948 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 948 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 944Page - Renesas Technology Corp SH7721 Datasheet HTML 945Page - Renesas Technology Corp SH7721 Datasheet HTML 946Page - Renesas Technology Corp SH7721 Datasheet HTML 947Page - Renesas Technology Corp SH7721 Datasheet HTML 948Page - Renesas Technology Corp SH7721 Datasheet HTML 949Page - Renesas Technology Corp SH7721 Datasheet HTML 950Page - Renesas Technology Corp SH7721 Datasheet HTML 951Page - Renesas Technology Corp SH7721 Datasheet HTML 952Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 948 / 1524 page
background image
Section 26
LCD Controller (LCDC)
Rev. 3.00 Jan. 18, 2008 Page 886 of 1458
REJ09B0033-0300
26.3.16
LCDC Interrupt Control Register (LDINTR)
LDINTR specifies where to control the Vsync interrupt of the LCD module. See also 26.3.20,
LCDC user specified interrupt control register (LDUINTR) and 26.3.21, LCDC user specified
interrupt line number register (LDUINTLNR) for interrupts. Note that operations by this register
setting and LCDC user specified interrupt control register (LDUINTR) setting are independent.
Bit
Bit Name
Initial Value
R/W
Description
15
MINTEN
0
R/W
Memory Access Interrupt Enable
Enables or disables an interrupt generation at the
start point of each vertical retrace line period for
VRAM access by LCDC.
0: Disables an interrupt generation at the start point
of each vertical retrace line period for VRAM
access
1: Enables an interrupt generation at the start point
of each vertical retrace line period for VRAM
access
14
FINTEN
0
R/W
Frame End Interrupt Enable
Enables or disables the generation of an interrupt
after the last pixel of a frame is output to LDC panel.
0: Disables an interrupt generation when the last
pixel of the frame is output
1: Enables an interrupt generation when the last
pixel of the frame is output
13
VSINTEN
0
R/W
Vsync Starting Point Interrupt Enable
Enables or disables the generation of an interrupt at
the start point of LCDC's Vsync.
0: Interrupt at the start point of the Vsyncl is disabled
1: Interrupt at the start point of the Vsync is enabled
12
VEINTEN
0
R/W
Vsync Ending Point Interrupt Enable
Enables or disables the generation of an interrupt at
the end point of LCDC's Vsync.
0: Interrupt at the end point of the Vsync signal is
disabled
1: Interrupt at the end point of the Vsync signal is
enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com