Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 959 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 959 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 955Page - Renesas Technology Corp SH7721 Datasheet HTML 956Page - Renesas Technology Corp SH7721 Datasheet HTML 957Page - Renesas Technology Corp SH7721 Datasheet HTML 958Page - Renesas Technology Corp SH7721 Datasheet HTML 959Page - Renesas Technology Corp SH7721 Datasheet HTML 960Page - Renesas Technology Corp SH7721 Datasheet HTML 961Page - Renesas Technology Corp SH7721 Datasheet HTML 962Page - Renesas Technology Corp SH7721 Datasheet HTML 963Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 959 / 1524 page
background image
Section 26
LCD Controller (LCDC)
Rev. 3.00 Jan. 18, 2008 Page 897 of 1458
REJ09B0033-0300
26.4
Operation
26.4.1
LCD Module Sizes which can be Displayed in this LCDC
This LCDC is capable of controlling displays with up to 1024
× 1024 dots and 16 bpp (bits per
pixel). The image data for display is stored in VRAM, which is shared with the CPU. This LCDC
should read the data from VRAM before display.
This LSI has a maximum 32-burst memory read operation and a 2.4-kbyte line buffer, so although
a complete breakdown of the display is unlikely, there may be some problems with the display
depending on the combination. A recommended size at the frame rate of 60 Hz is 320
× 240 dots
in 16 bpp or 640
× 480 dots in 8 bpp.
As a rough standard, the bus occupation ratio shown below should not exceed 40%.
Bus occupation ratio (%) =
Overhead coefficient x Total number of display pixels ((HDCN + 1) x 8 x (VDLN + 1))
x Frame rate (Hz) x Number of colors (bpp)
x 100
CKIO (Hz) x Bus width (bit)
The overhead coefficient becomes 1.375 when the CL2 SDRAM is connected to a 32-bit data bus
and 1.188 when connected to a 16-bit data bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com