Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7721 Datasheet(PDF) 955 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 955 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 951Page - Renesas Technology Corp SH7721 Datasheet HTML 952Page - Renesas Technology Corp SH7721 Datasheet HTML 953Page - Renesas Technology Corp SH7721 Datasheet HTML 954Page - Renesas Technology Corp SH7721 Datasheet HTML 955Page - Renesas Technology Corp SH7721 Datasheet HTML 956Page - Renesas Technology Corp SH7721 Datasheet HTML 957Page - Renesas Technology Corp SH7721 Datasheet HTML 958Page - Renesas Technology Corp SH7721 Datasheet HTML 959Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 955 / 1524 page
background image
Section 26
LCD Controller (LCDC)
Rev. 3.00 Jan. 18, 2008 Page 893 of 1458
REJ09B0033-0300
Bit
Bit Name
Initial Value
R/W
Description
3 to 1
All 0
R
Reserved.
These bits are always read as 0. The write value
should always be 0.
0
DON
0
R/W
Display On
Specifies the start and stop of the LCDC display
operation.
The control sequence state can be checked by
referencing the LPS[1:0] of LDPMMR.
0: Display-off mode: LCDC is stopped
1: Display-on mode: LCDC operates
Notes: 1. Write H'0011 to LDCNTR when starting display and H'0000 when completing display.
Data other than H'0011 and H'0000 must not be written to.
2. Setting bit DON2 to 1 makes the contents of the palette RAM undefined. Before writing
to the palette RAM, set bit DON2 to 1.
26.3.20
LCDC User Specified Interrupt Control Register (LDUINTR)
LDUINTR sets whether the user specified interrupt is generated, and indicates its processing state.
This interrupt is generated at the time when image data which is set by the line number register
(LDUINTLNR) in LCDC is read from VRAM.
This LCDC issues the interrupts (LCDCI): user specified interrupt by this register, memory access
interrupt by the LCDC interrupt control register (LDINTR), and OR of Vsync interrupt output.
This register and LCDC interrupt control register (LDINTR) settings affect the interrupt operation
independently.
Bit
Bit Name
Initial Value
R/W
Description
15 to 9
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
8
UINTEN
0
R/W
User Specified Interrupt Enable
Sets whether generate an LCDC user specified
interrupt.
0: LCDC user specified interrupt is not generated
1: LCDC user specified interrupt is generated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com