Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 953 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 953 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 949Page - Renesas Technology Corp SH7721 Datasheet HTML 950Page - Renesas Technology Corp SH7721 Datasheet HTML 951Page - Renesas Technology Corp SH7721 Datasheet HTML 952Page - Renesas Technology Corp SH7721 Datasheet HTML 953Page - Renesas Technology Corp SH7721 Datasheet HTML 954Page - Renesas Technology Corp SH7721 Datasheet HTML 955Page - Renesas Technology Corp SH7721 Datasheet HTML 956Page - Renesas Technology Corp SH7721 Datasheet HTML 957Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 953 / 1524 page
background image
Section 26
LCD Controller (LCDC)
Rev. 3.00 Jan. 18, 2008 Page 891 of 1458
REJ09B0033-0300
26.3.18
LCDC Power-Supply Sequence Period Register (LDPSPR)
LDPSPR controls the power supply circuit that provides power to the LCD module. The timing to
start outputting the timing signals to the LCD_VEPWC and LCD_VCPWC pins is specified.
Bit
Bit Name
Initial Value
R/W
Description
15
14
13
12
ONA3
ONA2
ONA1
ONA0
1
1
1
1
R/W
R/W
R/W
R/W
LCDC Power-On Sequence Period
Set the period from LCD_VCPWC assertion to
starting output of the display data (LCD_DATA) and
timing signals (LCD_FLM, LCD_CL1, LCD_CL2,
and LCD_M_DISP) in the power-on sequence of
the LCD module in frame units.
Specify to the value of (the period)-1.
This period is the (a) period in figures 26.4 to 26.7,
Power-Supply Control Sequence and States of the
LCD Module.
11
10
9
8
ONB3
ONB2
ONB1
ONB0
0
1
1
0
R/W
R/W
R/W
R/W
LCDC Power-On Sequence Period
Set the period from starting output of the display
data (LCD_DATA) and timing signals (LCD_FLM,
LCD_CL1, LCD_CL2, and LCD_M_DISP) to the
LCD_VEPWC assertion in the power-on sequence
of the LCD module in frame units.
Specify to the value of (the period)-1.
This period is the (b) period in figures 26.4 to 26.7,
Power-Supply Control Sequence and States of the
LCD Module.
7
6
5
4
OFFE3
OFFE2
OFFE1
OFFE0
0
0
0
0
R/W
R/W
R/W
R/W
LCDC Power-Off Sequence Period
Set the period from LCD_VEPWC negation to
stopping output of the display data (LCD_DATA)
and timing signals (LCD_FLM, LCD_CL1,
LCD_CL2, and LCD_M_DISP) in the power-off
sequence of the LCD module in frame units.
Specify to the value of (the period)-1.
This period is the (e) period in figures 26.4 to 26.7,
Power-Supply Control Sequence and States of the
LCD Module.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com