SH7721 datasheet(997/1524 Pages) RENESAS

997 / 1524 page

Section 27

A/D Converter

Rev. 3.00

Jan. 18, 2008

Page 935 of 1458

REJ09B0033-0300

Bit

Bit Name

Initial Value

R/W

Description

CKS1

CKS0

R/W

Clock Select

Selects the A/D conversion time. Clear the ADST bit

to 0 before changing the conversion time.

00: Conversion time = 151 states (maximum)

01: Conversion time = 285 states (maximum)

10: Conversion time = 545 states (maximum)

11: Reserved (setting prohibited)

When P

φ ≥ 16.5 MHz, do not set CKS1 and CKS0 to

00. If set, a sufficient conversion time is not assured,

causing inaccurate conversion or abnormal operation.

MULTI1

MULTI0

R/W

Selects single mode, multi mode, or scan mode.

00: Single mode

01: Reserved (setting prohibited)

10: Multi mode

11: Scan mode



Reserved

These bits are always read as 0. The write value

should always be 0.

CH2

CH1

CH0

R/W

Channel Select 2 to 0 (CH2 to CH0)

These bits and the MULTI bit select the analog input

channels. Clear the ADST bit to 0 before changing

the channel selection.

Single mode

Multi mode or scan mode

000: AN0

AN0

001: AN1

AN0, AN1

010: AN2

AN0 to AN2

011: AN3

AN0 to AN3

100: Reserved (setting prohibited)

101: Reserved (setting prohibited)

110: Reserved (setting prohibited)

111: Reserved (setting prohibited)

Note:

Only 0 can be written to clear the flag.

SH7721 Datasheet(PDF) 997 Page - Renesas Technology Corp

SH7721 Datasheet(HTML) 997 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL