Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 1083 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 1083 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 1079Page - Renesas Technology Corp SH7721 Datasheet HTML 1080Page - Renesas Technology Corp SH7721 Datasheet HTML 1081Page - Renesas Technology Corp SH7721 Datasheet HTML 1082Page - Renesas Technology Corp SH7721 Datasheet HTML 1083Page - Renesas Technology Corp SH7721 Datasheet HTML 1084Page - Renesas Technology Corp SH7721 Datasheet HTML 1085Page - Renesas Technology Corp SH7721 Datasheet HTML 1086Page - Renesas Technology Corp SH7721 Datasheet HTML 1087Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1083 / 1524 page
background image
Section 30
SIM Card Module (SIM)
Rev. 3.00 Jan. 18, 2008 Page 1021 of 1458
REJ09B0033-0300
Hence the receive margin can be expressed as follows.
Formula for receive margin in smart card mode:
M =
( 0.5
−
2N
N
1
)
−− D − 0.5
( L
− 0.5 ) F
( L + F )
× 100%
where
M: Receive margin (
%)
N: Ratio of the bit rate to the clock (N = 372)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of the deviation of the clock frequency
In the above formula, if F = 0 and D = 0.5, then the receive margin is as follows.
When D = 0.5, F = 0, M = (0.5
− 1/2 × 372) × 100%
= 49.866%.
(2)
Retransmit Operation
Retransmit operations when the smart card interface is in receive mode and in transmit mode are
described below.
(a)
Retransmission when the smart card interface is in receive mode (T = 0)
Figure 30.8 shows retransmit operations when the smart card interface is in receive mode. Step (1)
to step (5) of figure 30.8 correspond to the following operation.
1. If an error is detected as a result of checking the received parity bit, the PER bit in SCSSR is
automatically set to 1. At this time, if the RIE bit in SCSCR is set to enable, an ERI request is
issued. The PER bit in SCSSR should be cleared to 0 before the sampling timing for the next
parity bit.
2. The RDRF bit in SCSSR is not set for frames in which a parity error occurs.
3. If no error is detected as a result of checking the received parity bit, the PER bit in SCSSR is
not set.
4. If no error is detected as a result of checking the received parity bit, it is assumed that
reception was completed normally, and the RDRF bit in SCSSR is automatically set to 1. If the
RIE bit in SCSCR is 1 and the EIO bit is 0, an RXI request is generated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com