| Electronic Components Datasheet Search |
|
7477 Datasheet(PDF) 104 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7477 Datasheet(HTML) 104 Page - Renesas Technology Corp |
|
104 / 354 page ![]() 1-87 7470/7471/7477/7478 GROUP USER’S MANUAL HARDWARE 1.12 Timers (6) Input latch register (ILR: Address 00D616) The Input latch register consists of bits that latch the levels of the INT 0, INT1, CNTR0 and CNTR1 pins when the Timer 4 overflows. Figure 1.12.16 shows a structure of Input latch register. Fig. 1.12.16 Structure of Input latch register Nothing is allocated for these bits. These are write disabled bits and are undefined at reading. b7 b6 b5 b4 b3 b2 b1 b0 Name Function At reset Input latch register (ILR) [Address 2 P30/INT0 latch bit 1 3 Input latch register ? W R B 0 4 to 7 ! P31/INT1 latch bit P32/CNTR0 latch bit P33/CNTR1 latch bit ? ! ? ! ? ! ? ! ? When b0 of EG (Note) is “0”: reverse level on INT0 pin When b0 of EG (Note) is “1”: level on INT0 pin When b1 of EG (Note) is “0”: reverse level on INT1 pin When b2 of EG (Note) is “0”: reverse level on CNTR 0 pin When b2 of EG (Note) is “1”: level on CNTR0 pin When b3 of EG (Note) is “0”: reverse level on CNTR 1 pin When b3 of EG (Note) is “1”: level on CNTR1 pin Note: EG is the Edge polarity selection register. 00D616] When b1 of EG (Note) is “1”: level on INT1 pin |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |