Electronic Components Datasheet Search
  English  ▼

X  

HC210W Datasheet(PDF) 81 Page - Altera Corporation

Part # HC210W
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210W Datasheet(HTML) 81 Page - Altera Corporation

Back Button HC210W Datasheet HTML 77Page - Altera Corporation HC210W Datasheet HTML 78Page - Altera Corporation HC210W Datasheet HTML 79Page - Altera Corporation HC210W Datasheet HTML 80Page - Altera Corporation HC210W Datasheet HTML 81Page - Altera Corporation HC210W Datasheet HTML 82Page - Altera Corporation HC210W Datasheet HTML 83Page - Altera Corporation HC210W Datasheet HTML 84Page - Altera Corporation HC210W Datasheet HTML 85Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 228 page
background image
Altera Corporation
4–39
September 2008
PLL Timing Specifications
PLL Timing
Specifications
Tables 4–42 and 4–43 describe the HardCopy II PLL specifications when
operating in both the commercial junction temperature range (0° to 85° C)
and the industrial junction temperature range (–40° to 100° C), except for
the clock switchover feature. Like the Stratix II devices, the clock
switchover feature is only supported from the 0° to 100° C junction
temperature range.
Table 4–42. HardCopy II Enhanced PLL Specifications (Part 1 of 2)
Name
Description
Min
Typ
Max
Unit
fIN
Input clock frequency for HC210,
HC220, HC230 and HC240 devices
2
—
500
MHz
Input clock frequency for the
HC210W device
2
—
320 (1)
MHz
fINPFD
Input frequency to the PFD
2
—
420
MHz
fINDUTY
Input clock duty cycle
40
—
60
%
fEINDUTY
External feedback input clock duty
cycle
40
—
60
%
tINJITTER
Input or external feedback clock
input jitter tolerance in terms of
period jitter. Bandwidth
≤ 0.85 MHz
—0.5
—
ns
(pp)
Input or external feedback clock
input jitter tolerance in terms of
period jitter. Bandwidth > 0.85 MHz
—1
—
ns
(pp)
tOUTJITTER
Dedicated clock output period jitter
for HC210, HC220, HC230 and
HC240 devices
——
250 ps for
≥ 100 MHz
outclk
25 mUI for < 100 MHz
outclk
ps or
mUI
Dedicated clock output period jitter
for HC210W device
——
300 ps for
≥ 100 MHz
outclk
30 mUI for < 100 MHz
outclk
ps or
mUI
tFCOMP
External feedback compensation
time
—
—
10
ns
fOUT
Output frequency for internal global
or regional clock
1.5 (2)
—
550
MHz
tOUTDUTY
Duty cycle for external clock output
(when set to 50%).
45
50
55
%
fSCANCLK
Scanclk frequency
—
—
100
MHz
tCONFIGEPLL
Time required to reconfigure scan
chains for enhanced PLLs
—
174/fSCANCLK
—ns
fOUT_EXT
PLL external clock output
frequency
1.5 (2)
—
(1)
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com