Electronic Components Datasheet Search
  English  ▼

X  

HC210W Datasheet(PDF) 31 Page - Altera Corporation

Part # HC210W
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210W Datasheet(HTML) 31 Page - Altera Corporation

Back Button HC210W Datasheet HTML 27Page - Altera Corporation HC210W Datasheet HTML 28Page - Altera Corporation HC210W Datasheet HTML 29Page - Altera Corporation HC210W Datasheet HTML 30Page - Altera Corporation HC210W Datasheet HTML 31Page - Altera Corporation HC210W Datasheet HTML 32Page - Altera Corporation HC210W Datasheet HTML 33Page - Altera Corporation HC210W Datasheet HTML 34Page - Altera Corporation HC210W Datasheet HTML 35Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 228 page
background image
Altera Corporation
2–23
September 2008
Preliminary
I/O Structure and Features
■
SSTL-2 class I and II
■
SSTL-18 class I and II
■
1.8-V HSTL class I and II
■
1.5-V HSTL class I and II
The memory interface DQS,
CLK, and PLL_FB input pins and the
PLL_OUT output pins support the following I/O standards:
■
LVTTL/LVCMOS
■
SSTL-2 class I and II
■
SSTL-18 class I and II
■
1.8-V HSTL class I and II
■
1.5-V HSTL class I and II
■
Differential SSTL-2 class I and II
■
Differential SSTL-18 class I and II
■
1.8-V differential HSTL class I and II
■
1.5-V differential HSTL class I and II
■
LVDS (not supported on DQS pins)
■
HyperTransport technology (not supported on DQS pins)
■
LVPECL on input clocks and
PLL_OUT only (not supported on DQS
pins)
Pseudo-differential HSTL and SSTL inputs are supported on clock and
DQS pins, while outputs are supported on dedicated
PLL_OUT and DQS
pins. Pseudo-differential HSTL and SSTL I/O standards use two
single-ended outputs with the second output programmed as inverted.
Pseudo-differential HSTL and SSTL inputs treat differential inputs as two
single-ended HSTL and SSTL inputs and only decode one of them. This
I/O support is the same as in Stratix II FPGAs.
The functionality of all DQS circuitry in HardCopy II devices is the same
as in Stratix II FPGAs. Table 2–11 shows the number of DQS/DQ groups
supported in each HardCopy II device density and package.
Table 2–11. DQS and DQ Bus Mode Support (Part 1 of 2)
Device
Package
Number of ×4
Groups
Number of ×8/×9
Groups
Number of
×16/×18 Groups
Number of
×32/×36 Groups
HC210W
484-pin FineLine BGA
(Wire Bond)
42
0
0
HC210
484-pin FineLine BGA
4
2
0
0
HC220
672-pin FineLine BGA
9
4
2
0
780-pin FineLine BGA
9
4
2
0
HC230
1,020-pin FineLine BGA
36
18
8
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com