Electronic Components Datasheet Search
  English  ▼

X  

HC210W Datasheet(PDF) 29 Page - Altera Corporation

Part # HC210W
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210W Datasheet(HTML) 29 Page - Altera Corporation

Back Button HC210W Datasheet HTML 25Page - Altera Corporation HC210W Datasheet HTML 26Page - Altera Corporation HC210W Datasheet HTML 27Page - Altera Corporation HC210W Datasheet HTML 28Page - Altera Corporation HC210W Datasheet HTML 29Page - Altera Corporation HC210W Datasheet HTML 30Page - Altera Corporation HC210W Datasheet HTML 31Page - Altera Corporation HC210W Datasheet HTML 32Page - Altera Corporation HC210W Datasheet HTML 33Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 228 page
background image
Altera Corporation
2–21
September 2008
Preliminary
I/O Structure and Features
provide the same features as the general purpose IOEs except for the PCI
clamping diode. In Stratix II FPGAs, all IOEs support the general purpose
IOE features except the PCI diode, which is only supported on the top
and bottom I/O pins.
The general purpose IOE has many features, including:
■
Dedicated single-ended I/O buffers
■
3.3-V, 64-bit, 66 MHz PCI compliance
■
3.3-V, 64-bit, 133 MHz PCI-X 1.0 compliance
■
JTAG boundary-scan test (BST) support
■
On-chip driver series termination (non-calibrated)
■
Output drive strength control
■
Tri-state buffers
■
Bus-hold circuitry
■
Programmable pull-up resistors
■
Open-drain outputs
■
PCI clamping diode (supported on the bottom I/O pins only)
■
Double data rate (DDR) registers
General purpose IOEs support the following I/O standards:
■
3.3-V LVTTL/LVCMOS
■
2.5-V LVTTL/LVCMOS
■
1.8-V LVTTL/LVCMOS
■
1.5-V LVCMOS
■
3.3-V PCI
■
3.3-V PCI-X mode 1
The general purpose
CLK and PLL_FB input pins and the PLL_OUT
output pins support the following I/O standards:
■
LVDS
■
HyperTransport technology
■
LVPECL (on input clocks and
PLL_OUT only)
The programmable drive strengths available vary depending on the I/O
standard being used and are listed in Table 2–10.
Table 2–10. Programmable Drive Strength Support for General-Purpose
IOEs (Part 1 of 2)
I/O Standard
Programmable Drive Strength Options (mA)
3.3-V LVTTL
4, 8, 12
3.3-V LVCMOS
4, 8
2.5-V LVTTL/LVCMOS
4, 8, 12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com