Electronic Components Datasheet Search
  English  ▼

X  

HC210W Datasheet(PDF) 83 Page - Altera Corporation

Part # HC210W
Description  HardCopy II Device Family
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

HC210W Datasheet(HTML) 83 Page - Altera Corporation

Back Button HC210W Datasheet HTML 79Page - Altera Corporation HC210W Datasheet HTML 80Page - Altera Corporation HC210W Datasheet HTML 81Page - Altera Corporation HC210W Datasheet HTML 82Page - Altera Corporation HC210W Datasheet HTML 83Page - Altera Corporation HC210W Datasheet HTML 84Page - Altera Corporation HC210W Datasheet HTML 85Page - Altera Corporation HC210W Datasheet HTML 86Page - Altera Corporation HC210W Datasheet HTML 87Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 228 page
background image
Altera Corporation
4–41
September 2008
PLL Timing Specifications
Table 4–43. HardCopy II Fast PLL Specifications (Part 1 of 2)
Name
Description
Min
Typ
Max
Unit
fIN
Input clock frequency for HC210, HC220,
HC230 and HC240 devices
16
—
717
MHz
Input clock frequency for the HC210W
device
16
—
320 (1)
MHz
fINPFD
Input frequency to the PFD
16
—
500
MHz
fINDUTY
Input clock duty cycle
40
—
60
%
tINJITTER
Input clock jitter tolerance in terms of period
jitter. Bandwidth
≤ 2MHz
—0.5
—
ns
(pp)
Input clock jitter tolerance in terms of period
jitter. Bandwidth > 0.2 MHz
—1
—
ns
(pp)
fVCO
Upper VCO frequency range for HC210,
HC220, HC230 and HC240 devices
300
—
1,040
MHz
Upper VCO frequency range for HC210W
devices
300
—
840
MHz
Lower VCO frequency range for HC210,
HC220, HC230 and HC240 devices
150
—
520
MHz
Lower VCO frequency range for HC210W
device
150
—
420
MHz
fOUT
PLL output frequency to GCLK or RCLK
4.6875
—
550
MHz
PLL output frequency to LVDS or DPA clock
for HC210, HC220, HC230 and HC240
devices
150
—
1,040
MHz
PLL output frequency to LVDS or DPA clock
for HC210W devices
150
—
840
MHz
fOUT_IO
PLL clock output frequency to regular I/O pin
4.6875
—
(1)
MHz
tCONFIGPLL
Time required to reconfigure scan chains for
fast PLLs
—75/fSCANCLK
—ns
fCLBW
PLL closed loop bandwidth
1.16
5
28
MHz
tLOCK
Time required for the PLL to lock from the
time it is enabled or the end of the device
configuration
—0.03
1
ms
tPLL_PSERR
Accuracy of PLL phase shift
—
—
± 30
ps
tARESET
Minimum pulse width on areset signal.
10
—
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com