TMS320F243FN datasheet(34/116 Pages) TI

34 / 116 page

TMS320F243, TMS320F241

DSP CONTROLLERS

SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

clock generation

The ’F243/’F241 devices have an on-chip, (x4) PLL-based clock module. This module provides all the

necessary clocking signals for the device, as well as control for low-power mode entry. The only external

component necessary for this module is a fundamental crystal. The “times 4” (x4) option for the ’F243/’F241

PLL is fixed and cannot be changed.

The PLL-based clock module provides two modes of operation:

D Crystal-operation

This mode allows the use of a 5-MHz external reference crystal to provide the time base to the device.

D External clock source operation

This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external

clock source input on the XTAL1/CLKIN pin. In this case, an external oscillator clock is connected to the

XTAL1/CLKIN pin.

The clock module includes two external pins:

XTAL1/CLKIN

clock source/crystal input

XTAL2

output to crystal

XTAL2

XTAL1/CLKIN

PLL

XTAL

OSC

CPUCLK

Figure 7. PLL Clock Module Block Diagram

low-power modes

The ’24x has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the CPU,

but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down to

save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if it is

reset, or, if it receives an interrupt request.

clock domains

All ’24x-based devices have two clock domains:

CPU clock domain – consists of the clock for most of the CPU logic

System clock domain – consists of the peripheral clock (which is derived from CLKOUT of the CPU) and

the clock for the interrupt logic in the CPU.

When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues

to run. This mode is also known as IDLE1 mode. The ’24x CPU also contains support for a second IDLE mode,

IDLE2. By asserting IDLE2 to the ’24x CPU, both the CPU clock domain and the system clock domain are

stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the

oscillator and WDCLK are also shut down when in IDLE2 mode.

TMS320F243FN Datasheet(PDF) 34 Page - Texas Instruments

TMS320F243FN Datasheet(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL