Electronic Components Datasheet Search
  English  ▼

X  

TMS370 Datasheet(PDF) 7 Page - Texas Instruments

Part # TMS370
Description  8-BIT MICROCONTROLLER
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS370 Datasheet(HTML) 7 Page - Texas Instruments

Back Button TMS370 Datasheet HTML 3Page - Texas Instruments TMS370 Datasheet HTML 4Page - Texas Instruments TMS370 Datasheet HTML 5Page - Texas Instruments TMS370 Datasheet HTML 6Page - Texas Instruments TMS370 Datasheet HTML 7Page - Texas Instruments TMS370 Datasheet HTML 8Page - Texas Instruments TMS370 Datasheet HTML 9Page - Texas Instruments TMS370 Datasheet HTML 10Page - Texas Instruments TMS370 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 43 page
background image
TMS370Cx32
8-BIT MICROCONTROLLER
SPNS015C – FEBRUARY 1990 – REVISED FEBRUARY 1997
7
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
central processing unit (CPU) (continued)
The ST, status-bit notation, and status-bit definitions are shown in Table 3.
Table 3. Status Registers
7
6
5
4
3
2
1
0
C
N
Z
V
IE2
IE1
Reserved
Reserved
RW-0
RW-0
RW-0
RW-0
RW-0
RW-0
R = read, W = write, 0 = value after reset
program counter (PC)
The contents of the PC point to the memory location of the next instruction to be executed. The PC consists
of two 8-bit registers in the CPU: the program counter high (PCH) and program counter low (PCL). These
registers contain the most significant byte (MSbyte) and least significant byte (LSbyte) of a 16-bit address.
During reset, the contents of the reset vector (7FFEh, 7FFFh) are loaded into the PC. The PCH (MSbyte of the
PC) is loaded with the contents of memory location 7FFEh, and the PCL (LSbyte of the PC) is loaded with the
contents of memory location 7FFFh. Figure 2 shows this operation using an example value of 6000h as the
contents of the reset vector.
Memory
Program Counter (PC)
60
00
PCH
PCL
60
00
0000h
7FFEh
7FFFh
Figure 2. Program Counter After Reset
memory map
The TMS370Cx32 architecture is based on the Von Neuman architecture, where the program memory and data
memory share a common address space. All peripheral input / output is memory mapped in this same common
address space. As shown in Figure 3, the TMS370Cx32 provides memory-mapped RAM, ROM, EPROM, data
EEPROM, I / O pins, peripheral functions, and system-interrupt vectors.
The peripheral file contains all I / O port control, peripheral status and control, EEPROM, EPROM, and
system-wide control functions. The peripheral file is located between 1000h to 107Fh and is divided logically
into eight peripheral file frames of 16 bytes each. The eight PF frames consist of five control frames and three
reserved frames.Each on-chip peripheral is assigned to a separate frame through which peripheral control and
data information is passed.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com