Electronic Components Datasheet Search
  English  ▼

X  

TMS370 Datasheet(PDF) 7 Page - Texas Instruments

Part # TMS370
Description  8-BIT MICROCONTROLLER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS370 Datasheet(HTML) 7 Page - Texas Instruments

Back Button TMS370 Datasheet HTML 3Page - Texas Instruments TMS370 Datasheet HTML 4Page - Texas Instruments TMS370 Datasheet HTML 5Page - Texas Instruments TMS370 Datasheet HTML 6Page - Texas Instruments TMS370 Datasheet HTML 7Page - Texas Instruments TMS370 Datasheet HTML 8Page - Texas Instruments TMS370 Datasheet HTML 9Page - Texas Instruments TMS370 Datasheet HTML 10Page - Texas Instruments TMS370 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 60 page
background image
TMS370Cx2x
8-BIT MICROCONTROLLER
SPNS018C – FEBRUARY 1993 – REVISED FEBRUARY 1997
7
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
central processing unit (CPU) (continued)
Reserved†
Peripheral File
Not Available‡
0FFFh
1000h
1F00h
1FFFh
2000h
5FFFh
6000h
Interrupts and Reset Vectors;
Trap Vectors
10FFh
1100h
1EFFh
Reserved†
7FFFh
0
RAM (Includes up to 256-Byte Registers File)
0
15
Program Counter
7
Legend:
Z=Zero
IE1=Level 1 interrupts Enable
C=Carry
V=Overflow
N=Negative
IE2=Level 2 interrupts Enable
IE1
IE2
Z
N
C
0
1
2
3
4
5
6
7
V
Status Register (ST)
Stack Pointer (SP)
R0(A)
R1(B)
R3
R127
0000h
0001h
0002h
007Fh
R255
0003h
R2
00FFh
256-Byte Data EEPROM
6FFFh
7000h
8K-Byte ROM/EPROM (6000h – 7FFFh)
4K-Byte ROM (7000h – 7FFFh)
7FC0h
7FBFh
00FFh
0100h
256-Byte RAM (0000h–00FFh)
0000h
† Reserved means the address space is reserved for future expansion.
‡ Not available means the address space is not accessible.
Figure 1. Programmer’s Model
stack pointer (SP)
The SP is an 8-bit CPU register. Stack operates as a last-in, first-out, read / write memory. Typically the stack
is used to store the return address on subroutine calls as well as the status register contents during interrupt
sequences.
The SP points to the last entry or top of the stack. The SP is incremented automatically before data is pushed
onto the stack and decremented after data is popped from the stack. The stack can be placed anywhere in the
on-chip RAM.
status register (ST)
The ST monitors the operation of the instructions and contains the global interrupt-enable bits. The ST includes
four status bits (condition flags) and two interrupt-enable bits.
D The four status bits indicate the outcome of the previous instruction; conditional instructions (for example,
the conditional-jump instructions) use the status bits to determine program flow.
D The two interrupt-enable bits control the two interrupt levels.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com