Electronic Components Datasheet Search
  English  ▼

X  

AS8228 Datasheet(PDF) 65 Page - ams AG

Part # AS8228
Description  Highly Integrated Single Phase 2 Current Energy Metering Integrated Circuits
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS8228 Datasheet(HTML) 65 Page - ams AG

Back Button AS8228 Datasheet HTML 61Page - ams AG AS8228 Datasheet HTML 62Page - ams AG AS8228 Datasheet HTML 63Page - ams AG AS8228 Datasheet HTML 64Page - ams AG AS8228 Datasheet HTML 65Page - ams AG AS8228 Datasheet HTML 66Page - ams AG AS8228 Datasheet HTML 67Page - ams AG AS8228 Datasheet HTML 68Page - ams AG AS8228 Datasheet HTML 69Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 123 page
background image
Data Sheet AS8218 / AS8228
Revision 3.0, 31-May-06
Page 65 of 123
Each protocol starts by putting S_N to low level and ends by putting S_N to high again. If S_N goes high before
the normal end of the protocol, the current protocol is terminated, the internal SPI state control logic is reset.
The SO line state is X (don’t care). When operating (S_N = 0), the data is shifted out on the falling edge of SC
and incoming data is sampled on the rising edge of SC.
S_N (out)
SC (out)
SO (out)
T
S_N_setup
18
7
6
5
4
3
21
5
4
3
28
7
6
1/f
SC=TSC
T
byte_to_byte
T
S_N_hold
DO7
DO6
DO5
DO4
DO3
DO2
DO1
DO0
DO7
DO6
DO5
DO4
DO3
DO2
DO1
DO0
X
X
Shift out data at SO with falling edge of SC
SI (in)
DI7
DI6
DI5
DI4
DI3
DI2
DI1
DI0
DI7
DI6
DI5
DI4
DI3
DI2
DI1
DI0
X
X
Sample input data SI on rising edge of SC
Transfer of 1st Data byte
Transfer of 2nd Data byte
Figure 10: SPI timing diagram
Note: SO is shifted out on the falling edge of SC and SI is sampled on the rising edge (clock scheme: CPHA=1,
CIDLE=1).
For mcu_clk = 4 MHz (max)
Parameter
Description
MCU_clk
cycles
Min
Units
TS_N_setup
Time between S_N going low and first SC falling edge
36
9
µs
TS_N_hold
Time between last SC rising edge and S_N going high
6
1.5
µs
Tbyte_to_byte
Time between two data bytes (LSB last to MSB next)
12
3
µs
TSC
SC serial clock period (= 1/FSC)
4
1
µs
TSC_LOW
SC serial clock minimum low time
2
0.5
µs
TSC_HIGH
SC serial clock minimum high time
2
0.5
µs
SPI Registers
Register Name
Address Description
SSPCON
9400h
Control register
SSPCLKDIV
9401h
Clock divider register
SSPSTAT
9402h
Status register
SSPBUF
9403h
Data register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com