AS8228 datasheet(61/123 Pages) AMSCO

61 / 123 page

Data Sheet AS8218 / AS8228

Revision 3.0, 31-May-06

Page 61 of 123

PCNT1

MSB

LSB

b15

b14

b13

b12

b11

b10

PCNT2

MSB

LSB

b23

b22

b21

b20

b19

b18

b17

b16

The maximum reference pulse frequency is defined below:

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Reference pulse frequency

frefp

120

kHz

STATUS0/STATUS1 (951Eh/951Fh)

The STATUS registers contain the irq flag register bits for each of the I/Os, the COUNT register bit which

signals when a pulse counting should be started and the CINT flag bit which indicates when pulse counting has

been completed.

The irq flag registers are cleared by software only (MCU), but they cannot be set by software.

The COUNT register bit can be set and reset by software (MCU). The COUNT register bit is cleared, when the

pulse counter is finished and an interrupt has been generated.

STATUS0

MSB

LSB

IO7

IO6

IO5

IO4

IO3

IO2

IO1

IO0

STATUS1

MSB

LSB

COUNT

CINT

IO11

IO10

IO9

IO8

AS8228 only

Notes:

1) IOx:

no change on input x

input x has changed

2) When an interrupt on an IO change has been generated, the signal irq is reset after the related flag has

been cleared.

3) CINT is a flag, which indicates that the pulse counting has finished. When CINT is cleared, the irq is

cleared.

Pulse Counter

A synchronous pulse counter is used. It is started after the COUNT bit has been set. The first led pulse is used

for synchronisation. The second led pulse starts counting the reference pulses from the specified I/O input.

AS8228 Datasheet(PDF) 61 Page - ams AG

AS8228 Datasheet(HTML) 61 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL