AS8228 datasheet(96/123 Pages) AMSCO

96 / 123 page

Data Sheet AS8218 / AS8228

Revision 3.0, 31-May-06

Page 96 of 123

There are five special function registers (SFR) related to the Timer 0:

Address

Description

TMOD

89h

Timer mode register

TCON

88h

Timer control register

T0PRE

8Eh

Timer 0 8 bit prescaler register

TH0

8Ch

Timer 0 higher byte

TL0

8Ah

Timer 0 lower byte

TMOD

MSB

LSB

GATE

C/T_N

Bit

Symbol Function

Not used

GATE

Has no effect on Timer 0 operation can be used as register bit

C/T_N Acts like an enable signal

Mode Description

Bit1

Bit0

13 bit timer (MCS-48 compatible)

Same as mode 0 but 16 bit timer

Configures Timer 0 as 8 bit autoreload timer. Overflow from

TL0 sets TF0 and reloads TL0 with the value of TH0.

Mode select

Two 8 bit timers, TL0 controlled by Timer 0 standard bits,

TH0 controlled by Timer 1 control bits but no interrupt

TCON

MSB

LSB

TF1

TR1

TF0

TR0

Bit

Symbol Function

TF1

Timer 0 (Mode 3) TH0 overrun flag, generates no interrupt, flag can be polled by software.

TR1

Timer 0 (Mode 3) TH0 enable flag, TH0 runs if ‘1’ in all other modes the flag has no effect.

TF0

Timer 0 overrun flag, generates an interrupt. Flag is cleared by hardware when the processor jumps to

the interrupt routine

TR0

Timer 0 run control bit. Timer runs if ‘1’. Cleared/set by software.

Not used

AS8228 Datasheet(PDF) 96 Page - ams AG

AS8228 Datasheet(HTML) 96 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL