Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AMPL138ZCE3 Datasheet(PDF) 52 Page - Texas Instruments

Part # AMPL138ZCE3
Description  OMAP-L138 Low-Power Applications Processor
PDF  268 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AMPL138ZCE3 Datasheet(HTML) 52 Page - Texas Instruments

Back Button AMPL138ZCE3 Datasheet HTML 48Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 49Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 50Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 51Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 52Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 53Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 54Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 55Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 268 page
background image
3.9.18 Ethernet Media Access Controller (EMAC)
OMAP-L138 Low-Power Applications Processor
SPRS586A – JUNE 2009 – REVISED AUGUST 2009
www.ti.com
Table 3-21. Ethernet Media Access Controller (EMAC) Terminal Functions
SIGNAL
POWER
TYPE(1)
PULL(2)
DESCRIPTION
GROUP(3)
NAME
NO.
MII
AXR6 / CLKR0 / GP1[14] / MII_TXEN / PRU0_R31[6]
C1
O
CP[5]
A
EMAC MII Transmit enable output
AXR5 / CLKX0 / GP1[13] / MII_TXCLK
D3
I
CP[5]
A
EMAC MII Transmit clock input
AXR4 / FSR0 / GP1[12] / MII_COL
D1
I
CP[5]
A
EMAC MII Collision detect input
AXR3 / FSX0 / GP1[11] / MII_TXD[3]
E3
O
CP[5]
A
AXR2 / DR0 / GP1[10] / MII_TXD[2]
E2
O
CP[5]
A
EMAC MII transmit data
AXR1 / DX0 / GP1[9] / MII_TXD[1]
E1
O
CP[5]
A
AXR0 / ECAP0_APWM0 / GP8[7] / MII_TXD[0] /
F3
O
CP[6]
A
CLKS0
SPI0_SOMI / EPWMSYNCI / GP8[6] / MII_RXER
C16
I
CP[7]
A
EMAC MII receive error input
SPI0_SIMO /EPWMSYNCO / GP8[5] / MII_CRS
C18
I
CP[7]
A
EMAC MII carrier sense input
SPI0_CLK / EPWM0A / GP1[8] / MII_RXCLK
D19
I
CP[7]
A
EMAC MII receive clock input
SPI0_ENA / EPWM0B / PRU0_R30[6] /MII_RXDV
C17
I
CP[7]
A
EMAC MII receive data valid input
SPI0_SCS[5] /UART0_RXD / GP8[4] / MII_RXD[3]
C19
I
CP[8]
A
SPI0_SCS[4] /UART0_TXD / GP8[3] / MII_RXD[2]
D18
I
CP[8]
A
SPI0_SCS[3] /UART0_CTS / GP8[2] / MII_RXD[1] /
EMAC MII receive data
E17
I
CP[9]
A
SATA_MP_SWITCH
SPI0_SCS[2] /UART0_RTS / GP8[1] / MII_RXD[0] /
D16
I
CP[9]
A
SATA_CP_DET
RMII
VP_DIN[1] / UHPI_HD[9] / UPP_D[9] /
W18
I/O
CP[26]
C
EMAC 50-MHz clock input or output
RMII_MHZ_50_CLK / PRU0_R31[23]
VP_DIN[2] / UHPI_HD[10] / UPP_D[10] / RMII_RXER /
W17
I
CP[26]
C
EMAC RMII receiver error
PRU0_R31[24]
VP_DIN[3] / UHPI_HD[11] / UPP_D[11] / RMII_RXD[0]
V17
I
CP[26]
C
/ PRU0_R31[25]
EMAC RMII receive data
VP_DIN[4] / UHPI_HD[12] / UPP_D[12] /
W16
I
CP[26]
C
RMII_RXD[1]/PRU0_R31[26]
VP_DIN[0] / UHPI_HD[8] / UPP_D[8] / RMII_CRS_DV/
W19
I
CP[26]
C
EMAC RMII carrier sense data valid
PRU1_R31[29]
VP_DIN[5] / UHPI_HD[13] / UPP_D[13] /
R14
O
CP[26]
C
EMAC RMII transmit enable
RMII_TXEN/PRU0_R31[27]
VP_DIN[6] / UHPI_HD[14] / UPP_D[14] /
V16
O
CP[26]
C
RMII_TXD[0]/ PRU0_R31[28]
EMAC RMII transmit data
VP_DIN[7] / UHPI_HD[15] / UPP_D[15] /
U18
O
CP[26]
C
RMII_TXD[1]/ PRU0_R31[29]
MDIO
SPI0_SCS[0] /TM64P1_OUT12 / GP1[6] / MDIO_D /
D17
I/O
CP[10]
A
MDIO serial data
TM64P1_IN12
(1)
I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the signal name
highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured
function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different
types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2)
IPD = Internal Pulldown resistor; IPU = Internal Pullup resistor; CP[n] = configurable pull-up/pull-down (where n is the pin group) using
the PUPDENA and PUPDSEL registers in the System Module. The pull-up and pull-down control of these pins is not active until the
device is out of reset. During reset, all of the pins associated with these registers are weakly pulled down. If the application requires a
pull-up, an external pull-up can be used.
(3)
This signal is part of a dual-voltage IO group (A, B or C). These groups can be operated at 3.3V or 1.8V nominal. The three groups can
be operated at independent voltages but all pins withina group will operate at the same voltage. Group A operates at the voltage of
power supply DVDD3318_A. Group B operates at the voltage of power supply DVDD3318_B. Group C operates at the voltage of power
supply DVDD3318_C.
52
Device Overview
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com