Electronic Components Datasheet Search
  English  ▼

X  

AMPL138ZCE3 Datasheet(PDF) 78 Page - Texas Instruments

Part # AMPL138ZCE3
Description  OMAP-L138 Low-Power Applications Processor
PDF  268 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AMPL138ZCE3 Datasheet(HTML) 78 Page - Texas Instruments

Back Button AMPL138ZCE3 Datasheet HTML 74Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 75Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 76Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 77Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 78Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 79Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 80Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 81Page - Texas Instruments AMPL138ZCE3 Datasheet HTML 82Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 268 page
background image
OSCOUT
OSCIN
OSCVSS
Clock
Input
toPLL
NC
6.6 Clock PLLs
6.6.1
PLL Device-Specific Information
OMAP-L138 Low-Power Applications Processor
SPRS586A – JUNE 2009 – REVISED AUGUST 2009
www.ti.com
Figure 6-7. External 1.2V Clock Source
Table 6-3. OSCIN Timing Requirements for an Externally Driven Clock
PARAMETER
MIN
MAX
UNIT
fCLKIN
OSCIN frequency range
12
50
MHz
tc(CLKIN)
Cycle time, external clock driven on OSCIN
20
ns
tw(CLKINH) Pulse width high, external clock on OSCIN
0.4 tc(CLKIN)
ns
tw(CLKINL)
Pulse width low, external clock on OSCIN
0.4 tc(CLKIN)
ns
tt(CLKIN)
Transition time, OSCIN
5
ns
The device has two PLL controllers that provide clocks to different parts of the system. PLL0 provides
clocks (though various dividers) to most of the components of the device. PLL1 provides clocks to the
mDDR/DDR2 Controller and provides an alternate clock source for the ASYNC3 clock domain. This allows
the peripherals on the ASYNC3 clock domain to be immune to frequency scaling operation on PLL0.
The PLL controller provides the following:
• Glitch-Free Transitions (on changing clock settings)
• Domain Clocks Alignment
• Clock Gating
• PLL power down
The various clock outputs given by the controller are as follows:
• Domain Clocks: SYSCLK [1:n]
• Auxiliary Clock from reference clock source: AUXCLK
Various dividers that can be used are as follows:
• Post-PLL Divider: POSTDIV
• SYSCLK Divider: D1, , Dn
Various other controls supported are as follows:
• PLL Multiplier Control: PLLM
• Software programmable PLL Bypass: PLLEN
The device DSP generates the high-frequency internal clocks it requires through an on-chip PLL.
Peripheral Information and Electrical Specifications
78
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com