HCS12 datasheet(133/452 Pages) FREESCALE

133 / 452 page

S12CPUV2 Reference Manual, Rev. 4.0

Freescale Semiconductor

133

Operation:

If N = 1, then (PC) + $0002 + Rel

⇒ PC

Simple branch

Description:

Tests the N status bit and branches if N = 1.

See 3.8 Relative Addressing Mode for details of branch execution.

BMI

Branch if Minus

BMI

CCR Details:

HIN

––––––––

Source Form

Address

Mode

Object Code

Access Detail

HCS12

M68HC12

BMI rel8

REL

2B rr

PPP/P(1)

1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program

fetch cycle if the branch is not taken.

Branch

Complementary Branch

Test

Mnemonic

Opcode

Boolean

Test

Mnemonic

Opcode

Comment

r>m

BGT

+ (N ⊕ V) = 0

≤m

BLE

Signed

≥m

BGE

⊕ V = 0

r<m

BLT

Signed

r=m

BEQ

Z = 1

≠m

BNE

Signed

≤m

BLE

+ (N ⊕ V) = 1

r>m

BGT

Signed

r<m

BLT

⊕ V = 1

≥m

BGE

Signed

r>m

BHI

+ Z = 0

≤m

BLS

Unsigned

≥m

BHS/BCC

C = 0

r<m

BLO/BCS

Unsigned

r=m

BEQ

Z = 1

≠m

BNE

Unsigned

≤m

BLS

+ Z = 1

r>m

BHI

Unsigned

r<m

BLO/BCS

C = 1

≥m

BHS/BCC

Unsigned

Carry

BCS

C = 1

No Carry

BCC

Simple

Negative

BMI

N = 1

Plus

BPL

Simple

Overflow

BVS

V = 1

No Overflow

BVC

Simple

r=0

BEQ

Z = 1

≠0

BNE

Simple

Always

BRA

—

Never

BRN

Unconditional

HCS12 Datasheet(PDF) 133 Page - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 133 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL