Electronic Components Datasheet Search
  English  ▼

X  

ADS1246 Datasheet(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
Part # ADS1246
Description  24-Bit Analog-to-Digital Converters for Temperature Sensors
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS1246 Datasheet(HTML) 10 Page - Texas Instruments

Back Button ADS1246 Datasheet HTML 6Page - Texas Instruments ADS1246 Datasheet HTML 7Page - Texas Instruments ADS1246 Datasheet HTML 8Page - Texas Instruments ADS1246 Datasheet HTML 9Page - Texas Instruments ADS1246 Datasheet HTML 10Page - Texas Instruments ADS1246 Datasheet HTML 11Page - Texas Instruments ADS1246 Datasheet HTML 12Page - Texas Instruments ADS1246 Datasheet HTML 13Page - Texas Instruments ADS1246 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 66 page
background image
SCLK
DOUT[7]
DOUT[6]
DOUT[5]
DOUT[4]
DOUT[1]
DOUT[0]
DIN[0]
DIN[7]
DIN[6]
DIN[5]
DIN[4]
DIN[1]
DIN[0]
CS
DOUT/DRDY
(1)
DIN
t
CSSC
t
DIST
t
DIHD
t
SCLK
t
SCCS
t
CSDO
t
DOPD
t
SPWL
t
SPWH
t
DOHD
SCLK
(3)
1
2
3
8
7
6
5
4
DRDY
t
STD
t
DTS
t
PWH
ADS1246
ADS1247
ADS1248
SBAS426D – AUGUST 2008 – REVISED MARCH 2010
www.ti.com
TIMING DIAGRAMS
Figure 1. Serial Interface Timing
Table 1. Timing Characteristics for Figure 1 (1)
SYMBOL
DESCRIPTION
MIN
MAX
UNIT
tCSSC
CS low to first SCLK high (set up time)
10
ns
tSCCS
SCLK low to CS high (hold time)
7
tOSC
(2)
tDIST
DIN set up time
5
ns
tDIHD
DIN hold time
5
ns
tDOPD
SCLK rising edge to new data valid
30
ns
tDOHD
DOUT hold time
0
ns
500
ns
tSCLK
SCLK period
64
Conversions
tSPWH
SCLK pulse width high
0.25
0.75
tSCLK
tSPWL
SCLK pulse width low
0.25
0.75
tSCLK
tCSDO
CS high to DOUT high impedance
10
ns
(1)
DRDY MODE bit = 0.
(2)
tOSC = 1/fCLK. The default clock frequency fCLK = 4.096MHz.
Figure 2. SPI Interface Timing to Allow Conversion Result Loading(3) (4)
Table 2. Timing Characteristics for Figure 2
SYMBOL
DESCRIPTION
MIN
MAX
UNIT
tPWH
DRDY pulse width high
3
tOSC
tSTD
SCLK low prior to DRDY low
5
tOSC
tDTS
DRDY falling edge to SCLK rising edge
30
ns
(3)
This timing diagram is applicable only when the CS pin is low. SCLK need not be low during tSTD when CS is high.
(4)
SCLK should only be sent in multiples of eight during partial retrieval of output data.
10
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): ADS1246 ADS1247 ADS1248



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com