TAS5715PHPR datasheet(41/74 Pages) TI

41 / 74 page

2 s

AVDD/DVDD

PDN

PVDD

RESET

T0420-05

I C

2ms

0ns

TAS5715

www.ti.com

SLOS645 – AUGUST 2010

Figure 56. Power Loss Sequence

Initialization Sequence

Use the following sequence to power-up and initialize the device:

Hold all digital inputs low and ramp up AVDD/DVDD to at least 3V.

Initialize digital inputs and PVDD supply as follows:

•

Drive RESET = 0, PDN = 1, and other digital inputs to their desired state while ensuring that

all are never more than 2.5V above AVDD/DVDD. Wait at least 100µs, drive RESET = 1, and

wait at least another 13.5ms.

•

Ramp up PVDD to at least 8V while ensuring that it remains below 6V for at least 100µs after

AVDD/DVDD reaches 3V. Then wait at least another 10µs.

Trim oscillator (write 0x00 to register 0x1B) and wait at least 50ms.

Configure the DAP via I2C (see Users's Guide for typical values).

Configure remaining registers.

Exit shutdown (sequence defined below).

Normal Operation

The following are the only events supported during normal operation:

Writes to master/channel volume registers.

Writes to soft mute register.

Enter and exit shutdown (sequence defined below).

Clock errors and rate changes.

Note: Events 3 and 4 are not supported for 240ms+1.3*Tstart after trim following AVDD/DVDD powerup

ramp (where Tstart is specified by register 0x1A).

Submit Documentation Feedback

Product Folder Link(s): TAS5715

TAS5715PHPR Datasheet(PDF) 41 Page - Texas Instruments