LPC1111 datasheet(13/64 Pages) NXP

13 / 64 page

LPC1111_12_13_14

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 22 June 2011

13 of 64

NXP Semiconductors

LPC1111/12/13/14

32-bit ARM Cortex-M0 microcontroller

R/PIO0_11/AD0/

CT32B0_MAT3

21[5]

yes

I;PU

R — Reserved. Configure for an alternate function in the IOCONFIG

block.

I/O

PIO0_11 — General purpose digital input/output pin.

I-

AD0 — A/D converter, input 0.

O-

CT32B0_MAT3 — Match output 3 for 32-bit timer 0.

PIO1_0 to PIO1_11

Port 1 — Port 1 is a 12-bit I/O port with individual direction and

function controls for each bit. The operation of port 1 pins depends on

the function selected through the IOCONFIG register block.

R/PIO1_0/AD1/

CT32B1_CAP0

22[5]

yes

I;PU

R — Reserved. Configure for an alternate function in the IOCONFIG

block.

I/O

PIO1_0 — General purpose digital input/output pin.

I-

AD1 — A/D converter, input 1.

I-

CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.

R/PIO1_1/AD2/

CT32B1_MAT0

23[5]

I;PU

R — Reserved. Configure for an alternate function in the IOCONFIG

block.

I/O

PIO1_1 — General purpose digital input/output pin.

I-

AD2 — A/D converter, input 2.

O-

CT32B1_MAT0 — Match output 0 for 32-bit timer 1.

R/PIO1_2/AD3/

CT32B1_MAT1

24[5]

I;PU

R — Reserved. Configure for an alternate function in the IOCONFIG

block.

I/O

PIO1_2 — General purpose digital input/output pin.

I-

AD3 — A/D converter, input 3.

O-

CT32B1_MAT1 — Match output 1 for 32-bit timer 1.

SWDIO/PIO1_3/

AD4/CT32B1_MAT2

25[5]

I/O

I;PU

SWDIO — Serial wire debug input/output.

I/O

PIO1_3 — General purpose digital input/output pin.

I-

AD4 — A/D converter, input 4.

O-

CT32B1_MAT2 — Match output 2 for 32-bit timer 1.

PIO1_4/AD5/

CT32B1_MAT3/

WAKEUP

26[5]

I/O

I;PU

PIO1_4 — General purpose digital input/output pin with 10 ns glitch

filter.

I-

AD5 — A/D converter, input 5.

O-

CT32B1_MAT3 — Match output 3 for 32-bit timer 1.

I-

WAKEUP — Deep power-down mode wake-up pin with 20 ns glitch

filter. This pin must be pulled HIGH externally to enter Deep

power-down mode and pulled LOW to exit Deep power-down mode. A

LOW-going pulse as short as 50 ns wakes up the part.

PIO1_5/RTS/

CT32B0_CAP0

30[3]

I/O

I;PU

PIO1_5 — General purpose digital input/output pin.

O-

RTS — Request To Send output for UART.

I-

CT32B0_CAP0 — Capture input 0 for 32-bit timer 0.

PIO1_6/RXD/

CT32B0_MAT0

31[3]

I/O

I;PU

PIO1_6 — General purpose digital input/output pin.

I-

RXD — Receiver input for UART.

O-

CT32B0_MAT0 — Match output 0 for 32-bit timer 0.

Table 4.

LPC1111/12/13/14 pin description table (HVQFN33 package) …continued

Symbol

Start

logic

input

Type

Reset

state

[1]

Description

LPC1111 Datasheet(PDF) 13 Page - NXP Semiconductors

LPC1111 Datasheet(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL