LPC1111 datasheet(14/64 Pages) NXP

14 / 64 page

LPC1111_12_13_14

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 22 June 2011

14 of 64

NXP Semiconductors

LPC1111/12/13/14

32-bit ARM Cortex-M0 microcontroller

[1]

Pin state at reset for default function: I = Input; O = Output; PU = internal pull-up enabled (pins pulled up to 2.6 V for

LPC111x/101/201/301, pins pulled up to full VDD level on LPC111x/102/202/302 (VDD = 3.3 V)); IA = inactive, no pull-up/down enabled.

[2]

See Figure 32 for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to

reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down

mode.

[3]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 31).

[4]

I2C-bus pads compliant with the I2C-bus specification for I2C standard mode and I2C Fast-mode Plus.

[5]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.

When configured as a ADC input, digital section of the pad is disabled, and the pin is not 5 V tolerant (see Figure 31).

[6]

When the system oscillator is not used, connect XTALIN and XTALOUT as follows: XTALIN can be left floating or can be grounded

(grounding is preferred to reduce susceptibility to noise). XTALOUT should be left floating.

PIO1_7/TXD/

CT32B0_MAT1

32[3]

I/O

I;PU

PIO1_7 — General purpose digital input/output pin.

O-

TXD — Transmitter output for UART.

O-

CT32B0_MAT1 — Match output 1 for 32-bit timer 0.

PIO1_8/

CT16B1_CAP0

7[3]

I/O

I;PU

PIO1_8 — General purpose digital input/output pin.

I-

CT16B1_CAP0 — Capture input 0 for 16-bit timer 1.

PIO1_9/

CT16B1_MAT0

12[3]

I/O

I;PU

PIO1_9 — General purpose digital input/output pin.

O-

CT16B1_MAT0 — Match output 0 for 16-bit timer 1.

PIO1_10/AD6/

CT16B1_MAT1

20[5]

I/O

I;PU

PIO1_10 — General purpose digital input/output pin.

I-

AD6 — A/D converter, input 6.

O-

CT16B1_MAT1 — Match output 1 for 16-bit timer 1.

PIO1_11/AD7

27[5]

I/O

I;PU

PIO1_11 — General purpose digital input/output pin.

I-

AD7 — A/D converter, input 7.

PIO2_0

Port 2 — Port 2 is a 12-bit I/O port with individual direction and

function controls for each bit. The operation of port 2 pins depends on

the function selected through the IOCONFIG register block. Pins

PIO2_1 to PIO2_11 are not available.

PIO2_0/DTR

1[3]

I/O

I;PU

PIO2_0 — General purpose digital input/output pin.

O-

DTR — Data Terminal Ready output for UART.

PIO3_0 to PIO3_5

Port 3 — Port 3 is a 12-bit I/O port with individual direction and

function controls for each bit. The operation of port 3 pins depends on

the function selected through the IOCONFIG register block. Pins

PIO3_0, PIO3_1, PIO3_3 and PIO3_6 to PIO3_11 are not available.

PIO3_2

28[3]

I/O

I;PU

PIO3_2 — General purpose digital input/output pin.

PIO3_4

13[3]

I/O

I;PU

PIO3_4 — General purpose digital input/output pin.

PIO3_5

14[3]

I/O

I;PU

PIO3_5 — General purpose digital input/output pin.

VDD

6; 29 -

3.3 V supply voltage to the internal regulator, the external rail, and the

ADC. Also used as the ADC reference voltage.

XTALIN

4[6]

Input to the oscillator circuit and internal clock generator circuits. Input

voltage must not exceed 1.8 V.

XTALOUT

5[6]

Output from the oscillator amplifier.

VSS

Thermal pad. Connect to ground.

Table 4.

LPC1111/12/13/14 pin description table (HVQFN33 package) …continued

Symbol

Start

logic

input

Type

Reset

state

[1]

Description

LPC1111 Datasheet(PDF) 14 Page - NXP Semiconductors

LPC1111 Datasheet(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL