ADS1292 datasheet(40/69 Pages) TI

40 / 69 page

ADS1291

ADS1292

ADS1292R

SBAS502A – DECEMBER 2011 – REVISED MARCH 2012

www.ti.com

CONFIG2: Configuration Register 2

Address = 02h

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

PDB_LOFF_

PDB_REFBUF

VREF_4V

CLK_EN

INT_TEST

TEST_FREQ

COMP

This register configures the test signal, clock, reference, and LOFF buffer.

Bit 7

Must be set to '1'

Bit 6

PDB_LOFF_COMP: Lead-off comparator power-down

This bit powers down the lead-off comparators.

0 = Lead-off comparators disabled (default)

1 = Lead-off comparators enabled

Bit 5

PDB_REFBUF: Reference buffer power-down

This bit powers down the internal reference buffer so that the external reference can be used.

0 = Reference buffer is powered down (default)

1 = Reference buffer is enabled

Bit 4

VREF_4V: Enables 4-V reference

This bit chooses between 2.42-V and 4.033-V reference.

0 = 2.42-V reference (default)

1 = 4.033-V reference

Bit 3

CLK_EN: CLK connection

This bit determines if the internal oscillator signal is connected to the CLK pin when an internal oscillator is used.

0 = Oscillator clock output disabled (default)

1 = Oscillator clock output enabled

Bit 2

Must be set to '0'

Bit 1

INT_TEST: Test signal selection

This bit determines whether the test signal is turned on or off.

0 = Off (default)

1 = On; amplitude = ±(VREFP – VREFN)/2400

Bit 0

TEST_FREQ: Test signal frequency

This bit determines the test signal frequency.

0 = At dc (default)

1 = Square wave at 1 Hz

Submit Documentation Feedback

Product Folder Link(s): ADS1291 ADS1292 ADS1292R

ADS1292 Datasheet(PDF) 40 Page - Texas Instruments

ADS1292 Datasheet(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL