PCM9211 datasheet(55/121 Pages) TI1

55 / 121 page

MDI

ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1 ADR 0

R /W

ADR 6

“ 0”

MDI

ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1

DON ’T CARE

( DC)

ADR 0

R /W ADR 6

“1 ”

MDO

“HI - Z ”

“HI -Z ”

PCM9211

www.ti.com

SBAS495 – JUNE 2010

Figure 37 shows the functional timing diagram for a single write operation on the serial control port. MS is held at

'1' until a register must be written. To start the register write cycle, MS should be set to '0'. 16 clocks are then

provided on MC, corresponding to the 16 bits of the control data word on MDI. After the 16th clock cycle has

been completed, MS is set to '1' to latch the data into the indexed mode control register.

Figure 37. Register Write Operation

Channel status data are available from the Channel Status registers. To read the first 48 bits of the Channel

Status registers accurately, the read should be started 48fS after the start of the block. However, once MS is

pulled to '0', there are no time requirements in which to read the data because the registers are locked.

Both INT0 and INT1 can also be masked to highlight when the Channel Status has been updated. In many

cases, Channel Status does not change during playback (of a movie or music). Once the source changes,

though, the Channel Status changes. This change causes an interrupt, which can then be used to trigger the

DSP to read the Channel Status registers. The interrupt source is called OCSRNWx (Output Channel Status

Renewal).

The OCSRNWx flag can be held in the INTx register, or masked and brought out to the ERR/INT0 or

NPCM/INT1 pin.

Figure 38 shows the functional timing diagram for single read operations on the SPI serial control port. MS is

held high until a register is to be read. To start the register read cycle, MS is set to a low state. 16 clocks are

then provided on MC, corresponding to the first eight bits of the control data word on MDI, and second eight bits

of the read-back data word from MDO. After the 16th clock cycle has been completed, MS is set to high for next

write or read operation. MDO remains in a Hi-Z (or high impedance) state except for a period of eight MC clocks

for actual data transfer.

Figure 38. Register Read Operation

Submit Documentation Feedback

Product Folder Link(s): PCM9211

PCM9211 Datasheet(PDF) 55 Page - Texas Instruments

PCM9211 Datasheet(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL