PCM9211 datasheet(64/121 Pages) TI1

64 / 121 page

PCM9211

SBAS495 – JUNE 2010

www.ti.com

(Address: 21h, Write and Read)

DATA

Reg Name

RSV

RXFSRNG

RSV

Default Value

Memo

RXFSRNG: DIR Receivable Incoming Biphase Sampling Frequency Range Setting

0: Wide Mode (7 kHz to 216 kHz) (default)

1: Normal Mode (28 kHz to 108 kHz)

spacer

(Address: 22h, Write and Read)

DATA

Reg Name

RSV

CLKSTCON

RSV

CLKSTP

RSV

RXVDLY

Default Value

Memo

CLKSTCON: CLKST Output Condition Setting

0: Only PLL Lock status change (default)

1: All events where the Main port output clock condition changes, as well as these cases:

1. MOSSRC/MOPSRC Register is updated to ADC, AUXIN0, AUXIN1, or AUXIN2

2. DIR and ADC are switched by DIR status when MOSSRC = 000(AUTO) and MOPSRC =

000(AUTO)

3. Main port sampling frequency changes when PFSTGT = 101(Main output port)

NOTES:

•

CLKST never outputs when updating MOSSRC and MOPSRC to AUTO or DIR.

•

OSCAUTO must be '0' when CLKST is used because CLKST is generated by frequency counting of

built-in oscillator circuit.

•

To output CLKST, MOSSRC and MOPSRC are set simultaneously.

CLKSTP: CLKST Polarity Setting

0: Active low (default)

1: Active high

RXVDLY: VOUT Delay Setting

0: VOUT is active immediately after validity flag is detected

1: VOUT is active after synchronization with DOUT data (default)

Submit Documentation Feedback

Product Folder Link(s): PCM9211

PCM9211 Datasheet(PDF) 64 Page - Texas Instruments

PCM9211 Datasheet(HTML) 64 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL