Electronic Components Datasheet Search
  English  ▼

X  

WM8310 Datasheet(PDF) 120 Page - Wolfson Microelectronics plc

Part # WM8310
Description  Processor Power Management Subsystem
PDF  291 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8310 Datasheet(HTML) 120 Page - Wolfson Microelectronics plc

Back Button WM8310 Datasheet HTML 116Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 117Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 118Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 119Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 120Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 121Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 122Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 123Page - Wolfson Microelectronics plc WM8310 Datasheet HTML 124Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 291 page
background image
WM8310
Pre-Production
w
PP, May 2012, Rev 3.1
120
18 AUXILIARY ADC
18.1 GENERAL DESCRIPTION
The WM8310 incorporates a 12-bit Auxiliary ADC (AUXADC). This can be used to perform a number
of system measurements (including supply voltages and battery temperature) and can also be used to
measure analogue voltages from external sources and sensors.
External inputs to the AUXADC should be connected to the pins AUXADCIN1, AUXADCIN2,
AUXADCIN3 and AUXADCIN4. The maximum voltage that can be measured is determined by the
power domain associated with each (see Section 3). In the case of AUXADCIN 1-3, the maximum
voltage is SYSVDD; in the case of AUXADCIN4, the maximum voltage is DBVDD. Note that SYSVDD
varies according to the voltage of the preferred power source (WALLVDD, USBVDD or BATTVDD).
The AUXADC can also measure the voltage on WALLVDD, USBVDD and BATTVDD. Internal
resistor dividers enable voltages higher than SYSVDD to be measured by the AUXADC - voltages up
to 6V can be measured on these pins.
18.2 AUXADC CONTROL
The AUXADC is enabled by setting the AUX_ENA register bit. By default, the AUXADC is not enabled
in the SLEEP state, but this can be selected using the AUX_SLPENA field.
The AUXADC measurements can be initiated manually or automatically. For automatic operation, the
AUX_RATE register is set according to the required conversion rate, and conversions are enabled by
setting the AUX_CVT_ENA bit. For manual operation, the AUX_RATE register is set to 00h, and each
manual conversion is initiated by setting the AUX_CVT_ENA bit. In manual mode, the
AUX_CVT_ENA bit is reset by the WM8310 after each conversion. (Note that the conversion result is
not available for readback until the AUXADC interrupt is asserted as described in Section 18.5.)
The AUXADC has 10 available input sources. Each of these inputs is enabled by setting the
respective bit in the AuxADC Source Register (R16431).
For each AUXADC measurement event (in Manual or Automatic modes), the WM8310 selects the
next enabled input source. Any number of inputs may be selected simultaneously; the AUXADC will
measure each one in turn. Note that only a single AUXADC measurement is made on any Manual or
Automatic trigger.
For example, if the AUX1, BATT and USB voltages are enabled for AUXADC measurement, then
AUX1 would be measured in the first instance, and BATT then USB would be measured on the next
manual or automatic AUXADC triggers. In this case, a total of three manual or automatic AUXADC
triggers would be required to measure all of the selected inputs.
The control fields associated with initiating AUXADC measurements are defined in Table 65.
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R16430
(402Eh)
AuxADC
Control
15
AUX_ENA
0
AUXADC Enable
0 = Disabled
1 = Enabled
Note - this bit is reset to 0 when the OFF
power state is entered.
14
AUX_CVT_ENA
0
AUXADC Conversion Enable
0 = Disabled
1 = Enabled
In automatic mode, conversions are
enabled by setting this bit.
In manual mode (AUX_RATE = 0),
setting this bit will initiate a conversion;
the bit is reset automatically after each
conversion.
12
AUX_SLPENA
0
AUXADC SLEEP Enable
0 = Disabled
1 = Controlled by AUX_ENA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com