WM8310 datasheet(146/291 Pages) WOLFSON

146 / 291 page

WM8310

Pre-Production

PP, May 2012, Rev 3.1

146

ADDRESS

BIT

LABEL

DESCRIPTION

R16401

(4011h)

Interrupt Status

ON_PIN_CINT

ON pin interrupt.

(Rising and Falling Edge triggered)

Note: Cleared when a ‘1’ is written.

R16409

(4019h)

Interrupt Status

1 Mask

IM_ON_PIN_CINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Table 89 ON Pin Interrupt

23.2.5

WATCHDOG INTERRUPTS

The primary WDOG_INT interrupt comprises a single secondary interrupt as described in Section 25.

The secondary interrupt bits are defined in Table 90.

The secondary interrupt can be masked. When the mask bit is set, the corresponding interrupt event

is masked and does not trigger a WDOG_INT interrupt. The secondary interrupt bit in R16401

(4011h) is valid regardless of whether the mask bit is set. The secondary interrupt is masked by

default.

ADDRESS

BIT

LABEL

DESCRIPTION

R16401

(4011h)

Interrupt Status

WDOG_TO_EINT

Watchdog timeout interrupt.

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

R16409

(4019h)

Interrupt Status

1 Mask

IM_WDOG_TO_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

Table 90 Watchdog Timer Interrupts

23.2.6

RESERVED

23.2.7

RESERVED

23.2.8

AUXADC INTERRUPTS

The primary AUXADC_INT interrupt comprises five secondary interrupts as described in Section 18.5.

The secondary interrupt bits are defined in Table 91.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt

event is masked and does not trigger a AUXADC_INT interrupt. The secondary interrupt bits in

R16401 (4011h) are valid regardless of whether the mask bit is set. The secondary interrupts are all

masked by default.

ADDRESS

BIT

LABEL

DESCRIPTION

R16401

(4011h)

Interrupt Status

AUXADC_DATA_EINT

AUXADC Data Ready interrupt

(Rising Edge triggered)

Note: Cleared when a ‘1’ is written.

7:4

AUXADC_DCOMPn_EINT

AUXADC Digital Comparator n interrupt

(Trigger is controlled by DCMPn_GT)

Note: Cleared when a ‘1’ is written.

R16409

(4019h)

Interrupt Status

1 Mask

IM_AUXADC_DATA_EINT

Interrupt mask.

0 = Do not mask interrupt.

1 = Mask interrupt.

Default value is 1 (masked)

WM8310 Datasheet(PDF) 146 Page - Wolfson Microelectronics plc

WM8310 Datasheet(HTML) 146 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL