WM8310 datasheet(157/291 Pages) WOLFSON

157 / 291 page

Pre-Production

WM8310

PP, May 2012, Rev 3.1

157

The SYSLO status can be read from the SYSLO_STS register bit. This bit is asserted when SYSVDD

is below the SYSLO threshold.

The WM8310 can also indicate the status of the SYSOK signal via a GPIO pin configured as a

“SYSVDD Good” output (see Section 21). A GPIO pin configured as “SYSVDD Good” output will be

asserted when the SYSVDD is above the SYSOK threshold.

VSYSOK

VSYSVDD

time

VSYSLO

VSHUTDOWN

SYSOK (SYSLO)

SHUTDOWN

time

Figure 32 SYSVDD Monitoring

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R16385

(4001h)

SYSVDD

Control

15:14

SYSLO_ERR_

ACT

SYSLO Error Action

Selects the action taken when SYSLO is

asserted

00 = Interrupt

01 = WAKE transition

10 = Reserved

11 = OFF transition

SYSLO_STS

SYSLO Status

0 = Normal

1 = SYSVDD is below SYSLO threshold

6:4

SYSLO_THR

[2:0]

010

SYSLO threshold (falling SYSVDD)

This is the falling SYSVDD voltage at

which SYSLO will be asserted

000 = 2.8V

001 = 2.9V

…

111 = 3.5V

2:0

SYSOK_THR

[2:0]

101

SYSOK threshold (rising SYSVDD)

This is the rising SYSVDD voltage at

which SYSOK will be asserted

000 = 2.8V

001 = 2.9V

…

111 = 3.5V

Note that the SYSOK hysteresis margin is

added to these threshold levels.

Table 101 SYSVDD Monitoring Control

WM8310 Datasheet(PDF) 157 Page - Wolfson Microelectronics plc

WM8310 Datasheet(HTML) 157 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL