| Electronic Components Datasheet Search |
|
WM8351 Datasheet(PDF) 250 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8351 Datasheet(HTML) 250 Page - Wolfson Microelectronics plc |
|
250 / 330 page ![]() WM8351 Production Data w PD, April 2012, Rev 4.5 250 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R68 (44h) ADC Divider 11:8 ADCL_DAC_SVOL[3:0] 0000 Controls left digital side tone volume from -36dB to 0dB in 3dB steps. 7:4 ADCR_DAC_SVOL[3:0] 0000 Controls right digital side tone volume from - 36dB to 0dB in 3dB steps. 3 ADCCLK_POL 0 ADC Clock Polarity 0 = Normal 1 = Inverted 2:0 ADC_CLKDIV[2:0] 000 ADC Sample rate divider 000 = SYSCLK / 1.0 001 = SYSCLK / 1.5 010 = SYSCLK / 2 011 = SYSCLK / 3 100 = SYSCLK / 4 101 = SYSCLK / 5.5 110 = SYSCLK / 6 111 = Reserved Register 44h ADC Divider REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO R70 (46h) ADC LR Rate 11 ADCLRC_ENA 0 Enables the LRC generation for the ADC 0 = disabled 1 = enabled 10:0 ADCLRC_RATE[10:0] 000_0100_0000 Determines the number of bit clocks per LRC phase (when enabled) 00000000000 = invalid ... 00000000111 = invalid 00000001000 = 8 BCPS … 11111111111 = 2047 BCPS Register 46h ADC LR Rate |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |