Electronic Components Datasheet Search
  English  ▼

X  

WM8352 Datasheet(PDF) 262 Page - Wolfson Microelectronics plc

Part # WM8352
Description  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 Datasheet(HTML) 262 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 258Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 259Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 260Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 261Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 262Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 263Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 264Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 265Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 266Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 262 / 336 page
background image
WM8352
Production Data
w
PD, February 2011, Rev 4.4
262
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R113 (71h)
ADC DAC
COMP
7
DAC_COMP
0
DAC Companding enable
0 = disabled
1 = enabled
6
DAC_COMPMODE
0
DAC Companding mode select:
0 = μ-law
1 = A-law
(Note: Setting DAC_COMPMODE=1 selects 8-bit
mode when DAC_COMP=0 and ADC_COMP=0)
5
ADC_COMP
0
ADC Companding enable
0 = disabled
1 = enabled
4
ADC_COMPMODE
0
ADC Companding mode select:
0 = μ-law
1 = A-law
(Note: Setting ADC_COMPMODE=1 selects 8-bit
mode when DAC_COMP=0 and ADC_COMP=0)
0
LOOPBACK
0
Digital Loopback Function
0 = No loopback.
1 = Loopback enabled, ADC data output is fed
directly into DAC data input.
Register 71h ADC DAC COMP
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R114 (72h)
AI ADC
Control
7
AIFADC_PD
0
Enables a pull down on ADC data pin
0 = disabled
1 = enabled
6
AIFADCL_SRC
0
Selects Left channel ADC output.
0 = ADC Left channel
1 = ADC Right channel
5
AIFADCR_SRC
1
Selects Right channel ADC output.
0 = ADC Left channel
1 = ADC Right channel
4
AIFADC_TDM_CHAN
0
ADCDAT TDM Channel Select
0 = ADCDAT outputs data on slot 0
1 = ADCDAT outputs data on slot 1
3
AIFADC_TDM
0
ADC TDM Enable
0 = Normal ADCDAT operation
1 = TDM enabled on ADCDAT
Register 72h AI ADC Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com